{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:22:45Z","timestamp":1761578565017,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2012-0006272"],"award-info":[{"award-number":["2012-0006272"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1145\/2401716.2401728","type":"proceedings-article","created":{"date-parts":[[2012,11,27]],"date-time":"2012-11-27T14:28:59Z","timestamp":1354026539000},"page":"51-56","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Position-based weighted round-robin arbitration for equality of service in many-core network-on-chips"],"prefix":"10.1145","author":[{"given":"Hanmin","family":"Park","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,12]]},"reference":[{"volume-title":"MA: Morgan Kaufmann","year":"2012","author":"Hennessy J. L.","key":"e_1_3_2_1_1_1"},{"unstructured":"ITRS \"International Technology Roadmap for Semiconductors 2011 \" 2011. {Online}. Available: http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm.  ITRS \"International Technology Roadmap for Semiconductors 2011 \" 2011. {Online}. Available: http:\/\/www.itrs.net\/Links\/2011ITRS\/Home2011.htm.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/MICRO.2010.18"},{"issue":"10","key":"e_1_3_2_1_4_1","first-page":"943","volume":"34","author":"Pfister G. F.","year":"1985","journal-title":"Hot Spot\" Contention and Combining in Multistage Interconnection Networks,\" IEEE Transactions on Computers"},{"volume-title":"MA: Morgan Kaufmann","year":"2012","author":"Peterson L. L.","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/90.234856"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/TCOM.1987.1096782"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/1362622.1362630"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/185675.185682"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/40.748793"},{"volume-title":"CA: Morgan Kaufmann","year":"2004","author":"Dally W. J.","key":"e_1_3_2_1_11_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TC.1987.1676939"},{"unstructured":"Accellera Systems Initiative \"SystemC \" {Online}. Available: http:\/\/www.accellera.org.  Accellera Systems Initiative \"SystemC \" {Online}. Available: http:\/\/www.accellera.org.","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"crossref","unstructured":"J. Howard S. Dighe Y. Hoskote S. Vangal D. Finan G. Ruhl D. Jenkins H. Wilson N. Borkar G. Schrom F. Pailet S. Jain T. Jacob S. Yada S. Marella P. Salihundam V. Erraguntla M. Konow M. Riepen G. Droege J. Lindemann M. Gries T. Apel K. Henriss T. Lund-Larsen S. Steibl S. Borkar V. De R. V. D. Wijngaart and T. Mattson \"A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS \" in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010.  J. Howard S. Dighe Y. Hoskote S. Vangal D. Finan G. Ruhl D. Jenkins H. Wilson N. Borkar G. Schrom F. Pailet S. Jain T. Jacob S. Yada S. Marella P. Salihundam V. Erraguntla M. Konow M. Riepen G. Droege J. Lindemann M. Gries T. Apel K. Henriss T. Lund-Larsen S. Steibl S. Borkar V. De R. V. D. Wijngaart and T. Mattson \"A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS \" in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010.","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ISSCC.2010.5434077"},{"doi-asserted-by":"crossref","unstructured":"S. Bell B. Edwards J. Amann R. Conlin K. Joyce V. Leung J. MacKay M. Reif L. Bao J. Brown M. Mattina C.-C. Miao C. Ramey D. Wentzlaff W. Anderson E. Berger N. Fairbanks D. Khan F. Montenegro J. Stickney and J. Zook \"TILE64 processor: A 64-core SoC with mesh interconnect \" in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2008.  S. Bell B. Edwards J. Amann R. Conlin K. Joyce V. Leung J. MacKay M. Reif L. Bao J. Brown M. Mattina C.-C. Miao C. Ramey D. Wentzlaff W. Anderson E. Berger N. Fairbanks D. Khan F. Montenegro J. Stickney and J. Zook \"TILE64 processor: A 64-core SoC with mesh interconnect \" in IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2008.","key":"e_1_3_2_1_15_1","DOI":"10.1109\/ISSCC.2008.4523070"}],"event":{"acronym":"NoCArc '12","name":"NoCArc '12: Fifth International Workshop on Network on Chip Architectures","location":"Vancouver British Columbia Canada"},"container-title":["Proceedings of the Fifth International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401728","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2401716.2401728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:22:32Z","timestamp":1750245752000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2401716.2401728"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":15,"alternative-id":["10.1145\/2401716.2401728","10.1145\/2401716"],"URL":"https:\/\/doi.org\/10.1145\/2401716.2401728","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]},"assertion":[{"value":"2012-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}