{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:21Z","timestamp":1750306881427,"version":"3.41.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2013,2]]},"abstract":"<jats:p>Power consumption has become a very important consideration during integrated circuit (IC) design and test. During test, it can far exceed the values reached during normal operation and, thus, lead to temperatures above the allowed threshold. Without appropriate temperature reduction, permanent damage may be caused to the IC or invalid test results may be obtained. FinFET is a double-gate field-effect transistor (DG-FET) that was introduced commercially in 2012. Due to the vertical nature of FinFETs and, hence, weaker ability to dissipate heat, this problem is likely to get worse for FinFET circuits. Another technology rapidly gaining popularity is 3D IC integration. Unfortunately, the compact nature of a multidie 3D IC is likely to aggravate the temperature-during-test problem even further. Hence, before temperature-aware test methodologies can be developed, it is important to thermally analyze both FinFET and 3D circuits under test.<\/jats:p>\n          <jats:p>In this article, we present a methodology for thermal characterization of various test techniques, such as scan and built-in self-test (BIST), for FinFET and 3D ICs. FinFET thermal characterization makes use of a FinFET standard cell library that is characterized with the help of the University of Florida double-gate (UFDG) SPICE model. Thermal profiles for circuits under test are produced by ISAC2 from University of Colorado for FinFET circuits and HotSpot from University of Virginia for 3D ICs. Experimental results indicate that high temperatures result under BIST and much less often under scan, and that both power consumption and test application time should be reduced to lower the temperature of circuits under test, just reducing the power consumption is not enough.<\/jats:p>","DOI":"10.1145\/2422094.2422100","type":"journal-article","created":{"date-parts":[[2013,2,22]],"date-time":"2013-02-22T19:25:04Z","timestamp":1361561104000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Thermal Characterization of Test Techniques for FinFET and 3D Integrated Circuits"],"prefix":"10.1145","volume":"9","author":[{"given":"Aoxiang","family":"Tang","sequence":"first","affiliation":[{"name":"Princeton University"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Princeton University"}]}],"member":"320","published-online":{"date-parts":[[2013,2]]},"reference":[{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 603--610","author":"Allec N.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1877745.1877746"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842885"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 59--66","author":"Bild D. R.","key":"e_1_2_1_4_1"},{"volume-title":"Proceedings of the International Test Conference. 355--364","author":"Butler K. M.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856191"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.51"},{"volume-title":"Proceedings of the International Test Conference. 1--10","year":"2007","author":"Cho K. Y.","key":"e_1_2_1_8_1"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design. 747--751","author":"Choi J. H.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of the International Test Conference. 1--10","author":"Czysz D.","key":"e_1_2_1_10_1"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896320"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.030"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"volume":"2","volume-title":"Proceedings of the International Symposium on Circuits and Systems.","author":"Girard P.","key":"e_1_2_1_14_1"},{"volume-title":"Proceedings of the International Symposium on Integrated Circuits. 449--452","author":"Giri C.","key":"e_1_2_1_15_1"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909809"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"volume-title":"Proceedings of the International Conference on Computer Design. 430--437","author":"Hung W.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Jha N. K. and Gupta S. 2003. Testing of Digital Systems. Cambridge University Press Cambridge UK.   Jha N. K. and Gupta S. 2003. Testing of Digital Systems . Cambridge University Press Cambridge UK.","DOI":"10.1017\/CBO9780511816321"},{"volume-title":"Proceedings of the International SOI Conference. 119--121","author":"Kumar A.","key":"e_1_2_1_20_1"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.53"},{"volume-title":"Proceedings of the International Conference on VLSI Design. 456--463","author":"Lin X.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.88"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference.","author":"Liu Y.","key":"e_1_2_1_24_1"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe Conference. 311--314","author":"Mishra P.","key":"e_1_2_1_25_1"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543438.1543440"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design. 347--355","author":"Mishra P.","key":"e_1_2_1_27_1"},{"key":"e_1_2_1_28_1","unstructured":"MIT. Material property database thermal silicon oxide. http:\/\/www.mit.edu\/6.777\/matprops\/sio2.htm.  MIT. Material property database thermal silicon oxide. http:\/\/www.mit.edu\/6.777\/matprops\/sio2.htm."},{"volume-title":"Proceedings of the International Conference on Computer Design. 560--567","author":"Muttreja A.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097310"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70794"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"volume-title":"Proceedings of the International SOC Conference. 211--214","author":"Ouyang J.","key":"e_1_2_1_33_1"},{"volume-title":"Proceedings of the European Solid State Circuits Conference. 111--114","year":"2007","author":"Pacha C.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","unstructured":"Pavlidis V. F. and Friedman E. G. 2009. Three-Dimensional Integrated Circuit Design. Morgan Kaufmann.   Pavlidis V. F. and Friedman E. G. 2009. Three-Dimensional Integrated Circuit Design . Morgan Kaufmann."},{"volume-title":"Proceedings of the Mediterranean Electrotechnical Conference. 425--430","author":"Poljak M.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.252"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"},{"volume-title":"Proceedings of the International Test Conference. 1--9.","author":"Simsir M. O.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the International Symposium on Nanoscale Architectures. 41--46","author":"Simsir M. O.","key":"e_1_2_1_41_1"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024600311740"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00206-4"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147047"},{"key":"e_1_2_1_46_1","unstructured":"Synopsys Corp. 2004. VCS MIX user guide. http:\/\/www.synopsys.com.  Synopsys Corp. 2004. VCS MIX user guide. http:\/\/www.synopsys.com."},{"key":"e_1_2_1_47_1","unstructured":"Synopsys Corp. 2010a. DFT Compiler scan user guide. http:\/\/www.synopsys.com.  Synopsys Corp. 2010a. DFT Compiler scan user guide. http:\/\/www.synopsys.com."},{"key":"e_1_2_1_48_1","unstructured":"Synopsys Corp. 2010b. TetraMAX ATPG user guide. http:\/\/www.synopsys.com.  Synopsys Corp. 2010b. TetraMAX ATPG user guide. http:\/\/www.synopsys.com."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911039"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899234"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design. 289--292","author":"Yan H.","key":"e_1_2_1_52_1"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882589"},{"volume":"1","volume-title":"Proceedings of the International Test Conference.","author":"Yoshida T.","key":"e_1_2_1_54_1"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422100","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2422094.2422100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:35Z","timestamp":1750234715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422100"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["10.1145\/2422094.2422100"],"URL":"https:\/\/doi.org\/10.1145\/2422094.2422100","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2013,2]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}