{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:21Z","timestamp":1750306881462,"version":"3.41.0"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Center on Functionally Engineering Nano Architectonics"},{"name":"Focus Center Research Program"},{"DOI":"10.13039\/100006445","name":"Center for Hierarchical Manufacturing, National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006445","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR:0105516, NER:0508382, CCR:051066"],"award-info":[{"award-number":["CCR:0105516, NER:0508382, CCR:051066"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2013,2]]},"abstract":"<jats:p>\n            Emerging nanodevice-based architectures will be impacted by parameter variation in conjunction with high defect rates. Variations in key physical parameters are caused by manufacturing imprecision as well as fundamental atomic scale randomness. In this article, the impact of parameter variation on nanoscale computing fabrics is extensively studied through a novel integrated methodology across device, circuit and architectural levels. This integrated approach enables to study in detail the impact of physical parameter variation across all fabric layers. A final contribution of the article includes novel techniques to address this impact. The variability framework, while generic, is explored extensively on the Nanoscale Application Specific Integrated Circuits (NASICs) nanowire fabric. For variation of\n            <jats:italic>\u03c3<\/jats:italic>\n            = 10 in key physical parameters, the on current is found to vary by up to 3.5X. Circuit-level delay shows up to 118% deviation from nominal. Monte Carlo simulations using an architectural simulator found 67% nanoprocessor chips to operate below nominal frequencies due to variation. New built-in variation mitigation and fault-tolerance schemes, leveraging redundancy, asymmetric delay paths and biased voting schemes, were developed and evaluated to mitigate these effects. They are shown to improve performance by up to 7.5X on a nanoscale processor design with variation, and improve performance in designs relying on redundancy for defect tolerance, without variation assumed. Techniques show up to 3.8X improvement in effective-yield performance products even at a high 12% defect rate. The suite of techniques provides a design space across key system-level metrics such as performance, yield and area.\n          <\/jats:p>","DOI":"10.1145\/2422094.2422102","type":"journal-article","created":{"date-parts":[[2013,2,22]],"date-time":"2013-02-22T19:25:04Z","timestamp":1361561104000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Variability in Nanoscale Fabrics"],"prefix":"10.1145","volume":"9","author":[{"given":"Pritish","family":"Narayanan","sequence":"first","affiliation":[{"name":"University of Massachusetts Amherst"}]},{"given":"Michael","family":"Leuchtenburg","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst"}]},{"given":"Jorge","family":"Kina","sequence":"additional","affiliation":[{"name":"University of California Los Angeles"}]},{"given":"Prachi","family":"Joshi","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst"}]},{"given":"Pavan","family":"Panchapakeshan","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst"}]},{"given":"Chi On","family":"Chui","sequence":"additional","affiliation":[{"name":"University of California Los Angeles"}]},{"given":"C. Andras","family":"Moritz","sequence":"additional","affiliation":[{"name":"University of Massachusetts Amherst"}]}],"member":"320","published-online":{"date-parts":[[2013,2]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.40"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1122797"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200502651"},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Collier C. P. Wong E. W. Belohradsk M. Raymo F. M. Stoddart J. F. Kuekes P. J. Williams R. S. and Heath J. R. 1999. Electronically configurable molecular-based logic gates. Science 285 5426 391--394.  Collier C. P. Wong E. W. Belohradsk M. Raymo F. M. Stoddart J. F. Kuekes P. J. Williams R. S. and Heath J. R. 1999. Electronically configurable molecular-based logic gates. Science 285 5426 391--394.","DOI":"10.1126\/science.285.5426.391"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1021\/jp0009305"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1363692"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377684"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200401959"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1021\/ar800015y"},{"volume-title":"Proceedings of the Workshop on Architectural Support for Gigascale Integration.","author":"Humenay E.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","unstructured":"ITRS. 2009a. International technology roadmap for semiconductors. Table lith3.  ITRS. 2009a. International technology roadmap for semiconductors. Table lith3."},{"key":"e_1_2_1_13_1","unstructured":"ITRS. 2009b. International technology roadmap for semiconductors. Table lith5b.  ITRS. 2009b. International technology roadmap for semiconductors. Table lith5b."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1021\/jp061367e"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/21\/R01"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10854-007-9337-y"},{"volume-title":"Proceedings of the IEEE Workshop on Microelectronics and Electron Devices. 40--41","author":"Mehrotra S. R.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Melosh N. A. Boukai A. Diana F. Gerardot B. Badolato A. Petroff P. M. and Heath J. R. 2003. Ultrahigh-Density nanowire lattices and circuits. Science 300 5616 112--115.  Melosh N. A. Boukai A. Diana F. Gerardot B. Badolato A. Petroff P. M. and Heath J. R. 2003. Ultrahigh-Density nanowire lattices and circuits. Science 300 5616 112--115.","DOI":"10.1126\/science.1081940"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Moritz C. A. Narayanan P. and Chui C. O. 2011. Nanoscale application-specific integrated circuits. In Nanoelectronic Circuit Design N. K. Jha and D. Chen Eds. Springer 215--275.  Moritz C. A. Narayanan P. and Chui C. O. 2011. Nanoscale application-specific integrated circuits. In Nanoelectronic Circuit Design N. K. Jha and D. Chen Eds. Springer 215--275.","DOI":"10.1007\/978-1-4419-7609-3_7"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907839"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.92"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226357"},{"volume-title":"Proceedings of the 9th IEEE Conference on Nanotechnology. 119--122","author":"Narayanan P.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl802063q"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/20\/25\/255304"},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Ritala M. and Leskela M. 2004. Atomic layer deposition. High-K Gate Dielecrics 17--64.  Ritala M. and Leskela M. 2004. Atomic layer deposition. High-K Gate Dielecrics 17--64.","DOI":"10.1016\/S0961-1290(04)00574-5"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1021\/nn700232q"},{"volume-title":"Proceedings of the TMS Emerging Materials Conference.","author":"Shin K.-S.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.907841"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816523"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1518773"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941502"},{"volume-title":"Proceedings of Nanotech\u201905","author":"Wang T.","key":"e_1_2_1_35_1"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2007.4400864"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl034268a"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00053-5"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1002\/smll.200700292"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422102","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2422094.2422102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:35Z","timestamp":1750234715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422102"}},"subtitle":["Bottom-up Integrated Analysis and Mitigation"],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["10.1145\/2422094.2422102"],"URL":"https:\/\/doi.org\/10.1145\/2422094.2422102","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2013,2]]},"assertion":[{"value":"2010-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}