{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T06:50:42Z","timestamp":1778309442075,"version":"3.51.4"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"E3S Center"},{"DOI":"10.13039\/100005492","name":"Stanford University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005492","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2013,2]]},"abstract":"<jats:p>The impact of wordline\/bitline metal wire scaling on the write\/read performance, energy consumption, speed, and reliability of the cross-point memory array is quantitatively studied for technology nodes down to single-digit nm. The impending resistivity increase in the Cu wires is found to cause significant decrease of both write and read window margins at the regime when electron surface scattering and grain boundary scattering are substantial. At deeply-scaled device dimensions, the wire energy dissipation and wire latency become comparable to or even exceed the intrinsic values of memory cells. The large current density flowing through the wordlines\/bitlines raises additional reliability concerns for the cross-point memory array. All these issues are exacerbated at smaller memory resistance values and larger memory array sizes. They thereby impose strict constraints on the memory device design and preclude the realization of large-scale cross-point memory array with minimum feature sizes beyond the 10 nm node. A rethink in the design methodology of cross-point memory to incorporate and mitigate the scaling effects of wordline\/bitline is necessary. Possible solutions include the use of memory wires with better conductivity and scalability, memory arrays with smaller partition sizes, and memory elements with larger resistance values and resistance ratios.<\/jats:p>","DOI":"10.1145\/2422094.2422103","type":"journal-article","created":{"date-parts":[[2013,2,22]],"date-time":"2013-02-22T19:25:04Z","timestamp":1361561104000},"page":"1-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":59,"title":["Effect of Wordline\/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array"],"prefix":"10.1145","volume":"9","author":[{"given":"Jiale","family":"Liang","sequence":"first","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stanley","family":"Yeh","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. Simon","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,2]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419064"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2004.09.127"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the Symposium on VLSI Technology. 85--86","author":"Cheng C. H.","unstructured":"Cheng , C. H. , Chin , A. , and Yeh , F. S . 2010. Novel Ultra-low power RRAM with good endurance and retention . In Proceedings of the Symposium on VLSI Technology. 85--86 . Cheng, C. H., Chin, A., and Yeh, F. S. 2010. Novel Ultra-low power RRAM with good endurance and retention. In Proceedings of the Symposium on VLSI Technology. 85--86."},{"issue":"4","key":"e_1_2_1_4_1","first-page":"1","article-title":"High performance ultra-low energy RRAM with good retention and endurance","volume":"19","author":"Cheng C. H.","year":"2010","unstructured":"Cheng , C. H. , Tsai , C. Y. , Chin , A. , and Yeh , F. S. 2010 . High performance ultra-low energy RRAM with good retention and endurance . In Proceedings of the International Electron Devices Meeting. IEEE , 19 . 4 . 1 -- 19 .4.4. Cheng, C. H., Tsai, C. Y., Chin, A., and Yeh, F. S. 2010. High performance ultra-low energy RRAM with good retention and endurance. In Proceedings of the International Electron Devices Meeting. IEEE, 19.4.1--19.4.4.","journal-title":"Proceedings of the International Electron Devices Meeting. IEEE"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1017\/S0305004100019952"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"issue":"1","key":"e_1_2_1_7_1","first-page":"1","article-title":"9nm half-pitch functional resistive memory cell with &lt;1mA programming current using thermally oxidized sub-stoichiometric WOx film","volume":"19","author":"Ho C.","year":"2010","unstructured":"Ho , C. , Hsu , C.-L. , Chen , C.-C. , Liu , J.-T. , Wu , C.-S. , Huang , C.-C. , Hu , C. , and Yang , F.-L. 2010 . 9nm half-pitch functional resistive memory cell with &lt;1mA programming current using thermally oxidized sub-stoichiometric WOx film . In Proceedings of the International Electron Devices Meeting. IEEE , 19 . 1 . 1 -- 19 .1.4. Ho, C., Hsu, C.-L., Chen, C.-C., Liu, J.-T., Wu, C.-S., Huang, C.-C., Hu, C., and Yang, F.-L. 2010. 9nm half-pitch functional resistive memory cell with &lt;1mA programming current using thermally oxidized sub-stoichiometric WOx film. In Proceedings of the International Electron Devices Meeting. IEEE, 19.1.1--19.1.4.","journal-title":"Proceedings of the International Electron Devices Meeting. IEEE"},{"key":"e_1_2_1_8_1","unstructured":"ITRS emerging memroy chapter. 2011.  ITRS emerging memroy chapter. 2011."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1146\/annurev-matsci-082908-145415"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.992867"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the Symposium on VLSI Technology. 22--23","author":"Kim W.","unstructured":"Kim , W. , Park , S. I. , Zhang , Z. , Yang-Liauw , Y. , Sekar , D. , Wong , H.-S. P. , and Wong , S. S . 2011. Forming-free nitrogen-doped AlOx RRAM with sub-mA programming current . In Proceedings of the Symposium on VLSI Technology. 22--23 . Kim, W., Park, S. I., Zhang, Z., Yang-Liauw, Y., Sekar, D., Wong, H.-S. P., and Wong, S. S. 2011. Forming-free nitrogen-doped AlOx RRAM with sub-mA programming current. In Proceedings of the Symposium on VLSI Technology. 22--23."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382333"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909045"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026196"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Electron Devices Meeting (IEDM). IEEE. 19","author":"Lee H. Y.","year":"2010","unstructured":"Lee , H. Y. , Chen , Y. S. , 2010 . Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance . In Proceedings of the International Electron Devices Meeting (IEDM). IEEE. 19 .7.1--19.7.4. Lee, H. Y., Chen, Y. S., et al. 2010. Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance. In Proceedings of the International Electron Devices Meeting (IEDM). IEEE. 19.7.1--19.7.4."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2108259"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Interconnect Technology Conference. IEEE.","author":"Liang J.","unstructured":"Liang , J. and Wong , H. S. P. 2010. Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters . In Proceedings of the International Interconnect Technology Conference. IEEE. Liang, J. and Wong, H. S. P. 2010. Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters. In Proceedings of the International Interconnect Technology Conference. IEEE."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2184542"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the 4th International Memory Workshop. IEEE.","author":"Liang J.","unstructured":"Liang , J. , Yeh , S. , Wong , S. S. , and Wong , H. S. P. 2012. Scaling challenges for the cross-point resistive memory array to sub-10nm node: An Interconnect Perspective . In Proceedings of the 4th International Memory Workshop. IEEE. Liang, J., Yeh, S., Wong, S. S., and Wong, H. S. P. 2012. Scaling challenges for the cross-point resistive memory array to sub-10nm node: An Interconnect Perspective. In Proceedings of the 4th International Memory Workshop. IEEE."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the Symposium on VLSI Technology. 91--92","author":"Lin Y.-Y.","unstructured":"Lin , Y.-Y. , Lee , F.-M. , Chen , Y.-C. , Chien , W.-C. , Yeh , C.-W. , Hsieh , K.-Y. , and Lu , C . -Y. 2010. A novel tite buffered Cu-GeSbTe\/SiO2 electrochemical resistive memory (ReRAM) . In Proceedings of the Symposium on VLSI Technology. 91--92 . Lin, Y.-Y., Lee, F.-M., Chen, Y.-C., Chien, W.-C., Yeh, C.-W., Hsieh, K.-Y., and Lu, C.-Y. 2010. A novel tite buffered Cu-GeSbTe\/SiO2 electrochemical resistive memory (ReRAM). In Proceedings of the Symposium on VLSI Technology. 91--92."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.1.1382"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1209464"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3147183"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.885016"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.841440"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346905"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.1642639"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the International Electron Devices Meeting. IEEE, 89--91","author":"Rossnagel S. M.","unstructured":"Rossnagel , S. M. , Wisnieff , R. , Edelstein , D. , and Kuan , T. S . 2005. Interconnect issues post 45nm . In Proceedings of the International Electron Devices Meeting. IEEE, 89--91 . Rossnagel, S. M., Wisnieff, R., Edelstein, D., and Kuan, T. S. 2005. Interconnect issues post 45nm. In Proceedings of the International Electron Devices Meeting. IEEE, 89--91."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21093"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the International Interconnect Technology Conference. IEEE. 197--199","author":"Sarvari R.","unstructured":"Sarvari , R. , Naeemi , A. , Venkatesan , R. , and Meindl , J. D . 2005. Impact of size effects on the resistivity of copper wires and consequently the design and performance of metal interconnect networks . In Proceedings of the International Interconnect Technology Conference. IEEE. 197--199 . Sarvari, R., Naeemi, A., Venkatesan, R., and Meindl, J. D. 2005. Impact of size effects on the resistivity of copper wires and consequently the design and performance of metal interconnect networks. In Proceedings of the International Interconnect Technology Conference. IEEE. 197--199."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1834982"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1396632"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1703844"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the Symposium on VLSI Technology. 26--27","author":"Wu Y.","unstructured":"Wu , Y. , Chai , Y. , Chen , H.-Y. , Yu , S. , and Wong , H . -S. P. 2011. Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application . In Proceedings of the Symposium on VLSI Technology. 26--27 . Wu, Y., Chai, Y., Chen, H.-Y., Yu, S., and Wong, H.-S. P. 2011. Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application. In Proceedings of the Symposium on VLSI Technology. 26--27."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3556615"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2711385"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the 2nd IEEE Conference on Nanotechnology. 323--327","author":"Ziegler M. M.","unstructured":"Ziegler , M. M. and Stan , M. R . 2002. Design and analysis of crossbar circuits for molecular nanoelectronics . In Proceedings of the 2nd IEEE Conference on Nanotechnology. 323--327 . Ziegler, M. M. and Stan, M. R. 2002. Design and analysis of crossbar circuits for molecular nanoelectronics. In Proceedings of the 2nd IEEE Conference on Nanotechnology. 323--327."}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422103","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2422094.2422103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:35Z","timestamp":1750234715000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2422094.2422103"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["10.1145\/2422094.2422103"],"URL":"https:\/\/doi.org\/10.1145\/2422094.2422103","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]},"assertion":[{"value":"2011-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-02-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}