{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:03Z","timestamp":1750306923873,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0811270CCF-1115550"],"award-info":[{"award-number":["CCF-0811270CCF-1115550"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429427","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"226-232","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["An efficient algorithm for library-based cell-type selection in high-performance low-power designs"],"prefix":"10.1145","author":[{"given":"Li","family":"Li","sequence":"first","affiliation":[{"name":"Northwestern University"}]},{"given":"Peng","family":"Kang","sequence":"additional","affiliation":[{"name":"Northwestern University"}]},{"given":"Yinghai","family":"Lu","sequence":"additional","affiliation":[{"name":"Synopsys Inc."}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Northwestern University"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.365122"},{"key":"e_1_3_2_1_2_1","first-page":"217","article-title":"Gate sizing in MOS digital circuits with linear programming","author":"Berkelaar M.","year":"1990","unstructured":"M. Berkelaar and J. Jess , \" Gate sizing in MOS digital circuits with linear programming ,\" in Proc. DATE: Design Automation and Test in Europe , 1990 , pp. 217 -- 221 . M. Berkelaar and J. Jess, \"Gate sizing in MOS digital circuits with linear programming,\" in Proc. DATE: Design Automation and Test in Europe, 1990, pp. 217--221.","journal-title":"Proc. DATE: Design Automation and Test in Europe"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"e_1_3_2_1_4_1","first-page":"705","volume-title":"Intl. Conf. on Computer-Aided Design","author":"Shah S.","year":"2005","unstructured":"S. Shah , A. Srivastava , D. Sharma , D. Sylvester , D. Blaauw , and V. Zolotov , \" Discrete vt assignment and gate sizing using a self-snapping continuous formulation,\" in Proc . Intl. Conf. on Computer-Aided Design , 2005 , pp. 705 -- 712 . S. Shah, A. Srivastava, D. Sharma, D. Sylvester, D. Blaauw, and V. Zolotov, \"Discrete vt assignment and gate sizing using a self-snapping continuous formulation,\" in Proc. Intl. Conf. on Computer-Aided Design, 2005, pp. 705--712."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895793"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.851993"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"e_1_3_2_1_9_1","first-page":"111","volume-title":"Intl. Conf. on Computer-Aided Design","author":"Wang J.","year":"2007","unstructured":"J. Wang , D. Das , and H. Zhou , \" Gate sizing by lagrangian relaxation revisited,\" in Proc . Intl. Conf. on Computer-Aided Design , 2007 , pp. 111 -- 118 . J. Wang, D. Das, and H. Zhou, \"Gate sizing by lagrangian relaxation revisited,\" in Proc. Intl. Conf. on Computer-Aided Design, 2007, pp. 111--118."},{"key":"e_1_3_2_1_10_1","first-page":"7","article-title":"A network-flow based cell sizing algorithm","author":"Ren H.","year":"2008","unstructured":"H. Ren and S. Dutt , \" A network-flow based cell sizing algorithm ,\" in The International Workshop on Logic Synthesis , 2008 , pp. 7 -- 14 . H. Ren and S. Dutt, \"A network-flow based cell sizing algorithm,\" in The International Workshop on Logic Synthesis, 2008, pp. 7--14.","journal-title":"The International Workshop on Logic Synthesis"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774631"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065793"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132484"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015735"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514940"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"Power reduction via near-optimal library-based cell-size selection","author":"Rahman M.","year":"2011","unstructured":"M. Rahman , H. Tennakoon , and C. Sechen , \" Power reduction via near-optimal library-based cell-size selection ,\" in Proc. DATE: Design Automation and Test in Europe , 2011 , pp. 1 -- 4 . M. Rahman, H. Tennakoon, and C. Sechen, \"Power reduction via near-optimal library-based cell-size selection,\" in Proc. DATE: Design Automation and Test in Europe, 2011, pp. 1--4.","journal-title":"Proc. DATE: Design Automation and Test in Europe"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123301"},{"key":"e_1_3_2_1_21_1","first-page":"326","volume-title":"Intl. Conf. on Computer-Aided Design","author":"Fishburn J.","year":"1985","unstructured":"J. Fishburn and A. Dunlop , \" Tilos: A posynomial programming approach to transistor sizing,\" in Proc . Intl. Conf. on Computer-Aided Design , 1985 , pp. 326 -- 328 . J. Fishburn and A. Dunlop, \"Tilos: A posynomial programming approach to transistor sizing,\" in Proc. Intl. Conf. on Computer-Aided Design, 1985, pp. 326--328."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996777"},{"key":"e_1_3_2_1_23_1","first-page":"413","volume-title":"Custom Integrated Circuits Conf.","author":"Wei L.","year":"2000","unstructured":"L. Wei , K. Roy , and C.-K. Koh , \"Power minimization by simultaneous dual-vth assignment and gate-sizing,\" in Proc . Custom Integrated Circuits Conf. , 2000 , pp. 413 -- 416 . L. Wei, K. Roy, and C.-K. Koh, \"Power minimization by simultaneous dual-vth assignment and gate-sizing,\" in Proc. Custom Integrated Circuits Conf., 2000, pp. 413--416."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.298040"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123302"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"e_1_3_2_1_27_1","volume-title":"Nonlinear Programming: Theory and Algorithms","author":"Bazaraa M. S.","year":"1993","unstructured":"M. S. Bazaraa , H. D. Sherali , and C. M. Shetty , Nonlinear Programming: Theory and Algorithms , 2 nd ed. John Wiley & Sons , 1993 . M. S. Bazaraa, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithms, 2nd ed. John Wiley & Sons, 1993.","edition":"2"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.49.7.950.16384"},{"key":"e_1_3_2_1_29_1","first-page":"1","volume-title":"Intl. Conf. on Computer-Aided Design","author":"Ma Q.","year":"2008","unstructured":"Q. Ma and E. Young , \" Network flow-based power optimization under timing constraints in MSV-driven floorplanning,\" in Proc . Intl. Conf. on Computer-Aided Design , 2008 , pp. 1 -- 8 . Q. Ma and E. Young, \"Network flow-based power optimization under timing constraints in MSV-driven floorplanning,\" in Proc. Intl. Conf. on Computer-Aided Design, 2008, pp. 1--8."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1950815.1950920"},{"key":"e_1_3_2_1_31_1","unstructured":"Intel Threading Building Blocks. {Online}. Available: http:\/\/www.threadingbuildingblocks.org Intel Threading Building Blocks . {Online}. Available: http:\/\/www.threadingbuildingblocks.org"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061150"},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"Workshops and Phd Forum","author":"Holder A.","year":"2010","unstructured":"A. Holder , C. Carothers , and K. Kalafala , \" Prototype for a large-scale static timing analyzer running on an IBM blue gene,\" in IEEE International Symposium on Parallel Distributed Processing , Workshops and Phd Forum , 2010 , pp. 1 -- 8 . A. Holder, C. Carothers, and K. Kalafala, \"Prototype for a large-scale static timing analyzer running on an IBM blue gene,\" in IEEE International Symposium on Parallel Distributed Processing, Workshops and Phd Forum, 2010, pp. 1--8."}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Jose California","acronym":"ICCAD '12"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429427","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429427"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":33,"alternative-id":["10.1145\/2429384.2429427","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429427","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}