{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:55Z","timestamp":1763468095012,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429435","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"263-270","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications"],"prefix":"10.1145","author":[{"given":"Pingqiang","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Won Ho","family":"Choi","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bongjin","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network","author":"Zhou P.","year":"2011","unstructured":"P. Zhou , \" Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network ,\" in CICC , 2011 , pp. 1 -- 4 . P. Zhou et al., \"Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network,\" in CICC, 2011, pp. 1--4.","journal-title":"CICC"},{"issue":"9","key":"e_1_3_2_1_2_1","first-page":"2120","article-title":"Design techniques for fully integrated switched-capacitor DC-DC converters","volume":"46","author":"Le H.-P.","year":"2011","unstructured":"H.-P. Le , \" Design techniques for fully integrated switched-capacitor DC-DC converters ,\" JSSC , vol. 46 , no. 9 , pp. 2120 -- 2131 , Sept. 2011 . H.-P. Le et al., \"Design techniques for fully integrated switched-capacitor DC-DC converters,\" JSSC, vol. 46, no. 9, pp. 2120--2131, Sept. 2011.","journal-title":"JSSC"},{"key":"e_1_3_2_1_3_1","first-page":"2353","article-title":"Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications","author":"Ramadass Y.","year":"2007","unstructured":"Y. Ramadass and A. Chandrakasan , \" Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications ,\" in IEEE Power Electronics Specialists Conference , 2007 , pp. 2353 -- 2359 . Y. Ramadass and A. Chandrakasan, \"Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications,\" in IEEE Power Electronics Specialists Conference, 2007, pp. 2353--2359.","journal-title":"IEEE Power Electronics Specialists Conference"},{"key":"e_1_3_2_1_4_1","first-page":"208","article-title":"A 0.16mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS","author":"Ramadass Y.","year":"2010","unstructured":"Y. Ramadass , \" A 0.16mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS ,\" in ISSCC , 2010 , pp. 208 -- 209 . Y. Ramadass et al., \"A 0.16mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS,\" in ISSCC, 2010, pp. 208--209.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_5_1","first-page":"210","article-title":"A 32nm fully-integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W\/mm2 at 81% efficiency","author":"Le H.-P.","year":"2010","unstructured":"H.-P. Le , \" A 32nm fully-integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W\/mm2 at 81% efficiency ,\" in ISSCC , 2010 , pp. 210 -- 211 . H.-P. Le et al., \"A 32nm fully-integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W\/mm2 at 81% efficiency,\" in ISSCC, 2010, pp. 210--211.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_6_1","first-page":"55","article-title":"A fully-integrated switched-capacitor 2: 1 voltage converter with regulation capability and 90% efficiency at 2.3A\/mm2","author":"Chang L.","year":"2010","unstructured":"L. Chang , \" A fully-integrated switched-capacitor 2: 1 voltage converter with regulation capability and 90% efficiency at 2.3A\/mm2 ,\" in VLSI Symposium , 2010 , pp. 55 -- 56 . L. Chang et al., \"A fully-integrated switched-capacitor 2: 1 voltage converter with regulation capability and 90% efficiency at 2.3A\/mm2,\" in VLSI Symposium, 2010, pp. 55--56.","journal-title":"VLSI Symposium"},{"key":"e_1_3_2_1_7_1","volume-title":"dissertation","author":"Ramadass Y. K.","year":"2009","unstructured":"Y. K. Ramadass , \"Energy processing circuits for low-power applications,\" Ph. D. dissertation , Massachusetts Institute of Technology , Cambridge, Massachusetts , 2009 . Y. K. Ramadass, \"Energy processing circuits for low-power applications,\" Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, Massachusetts, 2009."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837483"},{"issue":"8","key":"e_1_3_2_1_9_1","first-page":"1940","article-title":"Fully-integrated on-chip DC-DC converter with a 450x output range","volume":"46","author":"Kudva S.","year":"2011","unstructured":"S. Kudva and R. Harjani , \" Fully-integrated on-chip DC-DC converter with a 450x output range ,\" JSSC , vol. 46 , no. 8 , pp. 1940 -- 1951 , Aug. 2011 . S. Kudva and R. Harjani, \"Fully-integrated on-chip DC-DC converter with a 450x output range,\" JSSC, vol. 46, no. 8, pp. 1940--1951, Aug. 2011.","journal-title":"JSSC"},{"key":"e_1_3_2_1_10_1","first-page":"1108","article-title":"A complete phase-locked loop power consumption model","author":"Duarte D.","year":"2002","unstructured":"D. Duarte , N. Vijaykrishnan , and M. Irwin , \" A complete phase-locked loop power consumption model ,\" in DATE , 2002 , p. 1108 . D. Duarte, N. Vijaykrishnan, and M. Irwin, \"A complete phase-locked loop power consumption model,\" in DATE, 2002, p. 1108.","journal-title":"DATE"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337355"},{"key":"e_1_3_2_1_12_1","article-title":"Mixed-integer nonlinear programming","author":"Bussieck M. R.","year":"2003","unstructured":"M. R. Bussieck and A. Pruessner , \" Mixed-integer nonlinear programming ,\" SIAG\/OPT Newsletter: Views & News , 2003 . M. R. Bussieck and A. Pruessner, \"Mixed-integer nonlinear programming,\" SIAG\/OPT Newsletter: Views & News, 2003.","journal-title":"SIAG\/OPT Newsletter: Views & News"},{"key":"e_1_3_2_1_13_1","unstructured":"\"IBM ILOG CPLEX Optimization Studio v.12 \" available at http:\/\/www-01.ibm.com\/software\/integration\/optimization\/cplex-optimization-studio\/.  \"IBM ILOG CPLEX Optimization Studio v.12 \" available at http:\/\/www-01.ibm.com\/software\/integration\/optimization\/cplex-optimization-studio\/."},{"key":"e_1_3_2_1_14_1","first-page":"88","article-title":"Tile64 - processor: A 64-core SoC with mesh interconnect","author":"Bell S.","year":"2008","unstructured":"S. Bell , \" Tile64 - processor: A 64-core SoC with mesh interconnect ,\" in ISSCC , 2008 , pp. 88 -- 598 . S. Bell et al., \"Tile64 - processor: A 64-core SoC with mesh interconnect,\" in ISSCC, 2008, pp. 88--598.","journal-title":"ISSCC"},{"issue":"1","key":"e_1_3_2_1_15_1","first-page":"29","article-title":"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS","volume":"43","author":"Vangal S.","year":"2008","unstructured":"S. Vangal , \" An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS ,\" JSSC , vol. 43 , no. 1 , pp. 29 -- 41 , Jan. 2008 . S. Vangal et al., \"An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS,\" JSSC, vol. 43, no. 1, pp. 29--41, Jan. 2008.","journal-title":"JSSC"},{"key":"e_1_3_2_1_16_1","unstructured":"\"ARM Cortex processors \" available at http:\/\/arm.com\/products\/processors\/index.php.  \"ARM Cortex processors \" available at http:\/\/arm.com\/products\/processors\/index.php."},{"key":"e_1_3_2_1_17_1","unstructured":"ARM Holdings plc \"big.LITTLE Processing \" available at http:\/\/www.arm.com\/products\/processors\/technologies\/biglittleprocessing.php.  ARM Holdings plc \"big.LITTLE Processing \" available at http:\/\/www.arm.com\/products\/processors\/technologies\/biglittleprocessing.php."},{"key":"e_1_3_2_1_18_1","unstructured":"\"Predictive Technology Model \" Device Group at Arizona State University Available at http:\/\/www.eas.asu.edu\/~ptm.  \"Predictive Technology Model \" Device Group at Arizona State University Available at http:\/\/www.eas.asu.edu\/~ptm."}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Jose California","acronym":"ICCAD '12"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429435","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429435"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":18,"alternative-id":["10.1145\/2429384.2429435","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429435","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}