{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T16:14:11Z","timestamp":1770740051915,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":179,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429441","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"275-282","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Progress and challenges in VLSI placement research"],"prefix":"10.1145","author":[{"given":"Igor L.","family":"Markov","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Jin","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Myung-Chul","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044111.1044116"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.08.003"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009907"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640035"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429442"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","DOI":"10.1201\/9781420013481","volume-title":"Handbook of Algorithms for VLSI Physical Design Automation","author":"Alpert C. J.","year":"2008","unstructured":"C. J. Alpert , D. P. Mehta , S. S. Sapatnekar (eds.), Handbook of Algorithms for VLSI Physical Design Automation , CRC Press 2008 . C. J. Alpert, D. P. Mehta, S. S. Sapatnekar (eds.), Handbook of Algorithms for VLSI Physical Design Automation, CRC Press 2008."},{"key":"e_1_3_2_1_9_1","first-page":"1385","article-title":"VLSI Legalization with Minimum Perturbation by Iterative Augmentation","volume":"2012","author":"Brenner U.","unstructured":"U. Brenner , \" VLSI Legalization with Minimum Perturbation by Iterative Augmentation \", DATE 2012 pp. 1385 -- 1390 . U. Brenner, \"VLSI Legalization with Minimum Perturbation by Iterative Augmentation\", DATE 2012 pp. 1385--1390.","journal-title":"DATE"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505391"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343716"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836733"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927674"},{"key":"e_1_3_2_1_14_1","first-page":"343","article-title":"Min-cut Placement","volume":"10","author":"Breuer M.","year":"1977","unstructured":"M. Breuer , \" Min-cut Placement \", Journal of Design Automation and Fault-tolerant Computing 10 ( 1977 ), pp. 343 -- 382 . M. Breuer, \"Min-cut Placement\", Journal of Design Automation and Fault-tolerant Computing 10 (1977), pp. 343--382.","journal-title":"Journal of Design Automation and Fault-tolerant Computing"},{"key":"e_1_3_2_1_15_1","first-page":"124","volume-title":"DAC","author":"Burstein M.","year":"1985","unstructured":"M. Burstein , M. N. Youssef , \" Timing Influenced Layout Design\" , DAC 1985 , pp. 124 -- 130 . M. Burstein, M. N. Youssef, \"Timing Influenced Layout Design\", DAC 1985, pp. 124--130."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.784119"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.892854"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929950"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68739-1_10"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687454"},{"key":"e_1_3_2_1_23_1","first-page":"218","volume-title":"ICCAD","author":"Chang Y.-T.","year":"2010","unstructured":"Y.-T. Chang , C.-C. Hsu , M. P.-H. Lin , Y.-W. Tsi , S.-F. Chen , \"Post-placement Power Optimization with Multi-bit Flip-flops\" , ICCAD 2010 , pp. 218 -- 223 . Y.-T. Chang, C.-C. Hsu, M. P.-H. Lin, Y.-W. Tsi, S.-F. Chen, \"Post-placement Power Optimization with Multi-bit Flip-flops\", ICCAD 2010, pp. 218--223."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505425"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119835"},{"key":"e_1_3_2_1_26_1","first-page":"218","volume-title":"ICCAD","author":"Chen H.-C.","year":"2008","unstructured":"H.-C. Chen , Y.-L. Chuang , Y.-W. Chang , Y.-C. Chang , \" Constraint Graph-based Macro Placement for Modern Mixed-size Circuit Designs\" , ICCAD 2008 , pp. 218 -- 223 . H.-C. Chen, Y.-L. Chuang, Y.-W. Chang, Y.-C. Chang, \"Constraint Graph-based Macro Placement for Modern Mixed-size Circuit Designs\", ICCAD 2008, pp. 218--223."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391651"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006148"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927760"},{"key":"e_1_3_2_1_30_1","first-page":"650","volume-title":"ICCAD","author":"Cheng C. E.","year":"1994","unstructured":"C. E. Cheng , \"RISA : Accurate and Efficient Placement Routability Modeling \", ICCAD 1994 , pp. 650 -- 695 . C. E. Cheng, \"RISA: Accurate and Efficient Placement Routability Modeling\", ICCAD 1994, pp. 650--695."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065791"},{"key":"e_1_3_2_1_33_1","first-page":"1470","article-title":"Register Placement for High-performance Circuits","author":"Chiang M.-F.","year":"2009","unstructured":"M.-F. Chiang , T. Okamoto , T. Yoshimura , \" Register Placement for High-performance Circuits \", DATE 2009 , pp. 1470 -- 1475 . M.-F. Chiang, T. Okamoto, T. Yoshimura, \"Register Placement for High-performance Circuits\", DATE 2009, pp. 1470--1475.","journal-title":"DATE"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837347"},{"key":"e_1_3_2_1_35_1","first-page":"1104","article-title":"Hierarchical Global Floorplacement using Simulated Annealing and Network Flow Area Migration","author":"Choi W.","year":"2003","unstructured":"W. Choi , K. Bazargan , \" Hierarchical Global Floorplacement using Simulated Annealing and Network Flow Area Migration \", DATE 2003 , pp. 1104 -- 1105 . W. Choi, K. Bazargan, \"Hierarchical Global Floorplacement using Simulated Annealing and Network Flow Area Migration\", DATE 2003, pp. 1104--5.","journal-title":"DATE"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065792"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278496"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132349"},{"key":"e_1_3_2_1_40_1","first-page":"663","volume-title":"ICCAD","author":"Chuang Y.-L.","year":"2010","unstructured":"Y.-L. Chuang , G.-J. Nam , C. J. Alpert , Y.-W. Chang , J. A. Roy , N. Viswanathan , \"Design-hierarchy Aware Mixed-size Placement for Routability Optimization\" , ICCAD 2010 , pp. 663 -- 668 . Y.-L. Chuang, G.-J. Nam, C. J. Alpert, Y.-W. Chang, J. A. Roy, N. Viswanathan, \"Design-hierarchy Aware Mixed-size Placement for Routability Optimization\", ICCAD 2010, pp. 663--668."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160952"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006158"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059886"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118353"},{"key":"e_1_3_2_1_45_1","first-page":"165","volume-title":"ICCAD","author":"Cong J.","year":"2005","unstructured":"J. Cong , M. Romesis , J. R. Shinnerl , \" Robust Mixed-size Placement Under Tight White-space Constraints\" , ICCAD 2005 , pp. 165 -- 172 . J. Cong, M. Romesis, J. R. Shinnerl, \"Robust Mixed-size Placement Under Tight White-space Constraints\", ICCAD 2005, pp. 165--172."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687466"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.317462"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343732"},{"key":"e_1_3_2_1_49_1","first-page":"133","volume-title":"DAC","author":"Dunlop A. E.","year":"1984","unstructured":"A. E. Dunlop , V. D. Agrawal , D. N. Deutsch , M. F. Jukl , P. Kozak , M. Wiesel , \" Chip Layout Optimization using Critical Path Weighting\" , DAC 1984 , pp. 133 -- 136 . A. E. Dunlop, V. D. Agrawal, D. N. Deutsch, M. F. Jukl, P. Kozak, M. Wiesel, \"Chip Layout Optimization using Critical Path Weighting\", DAC 1984, pp. 133--136."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277119"},{"key":"e_1_3_2_1_51_1","first-page":"147","volume-title":"DAC","author":"Gao T.","year":"1992","unstructured":"T. Gao , P. M. Vaidya , C. L. Liu , \" A Performance Driven Macro-cell Placement Algorithm\" , DAC 1992 , pp. 147 -- 152 . T. Gao, P. M. Vaidya, C. L. Liu, \"A Performance Driven Macro-cell Placement Algorithm\", DAC 1992, pp. 147--152."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873901"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/330855.331040"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379065"},{"key":"e_1_3_2_1_55_1","first-page":"22","volume-title":"IWSOC","author":"Halpin B.","year":"2003","unstructured":"B. Halpin , C. Y. R. Chen , N. Sehgal , \" Detailed Placement with Net Length Constraints\" , IWSOC 2003 , pp. 22 -- 27 . B. Halpin, C. Y. R. Chen, N. Sehgal, \"Detailed Placement with Net Length Constraints\", IWSOC 2003, pp. 22--27."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165015"},{"key":"e_1_3_2_1_57_1","first-page":"88","volume-title":"ICCAD","author":"Hauge P. S.","year":"1987","unstructured":"P. S. Hauge , R. Nair , E. J. Yoffa , \" Circuit Placement for Predictable Performance\" , ICCAD 1987 , pp. 88 -- 91 . P. S. Hauge, R. Nair, E. J. Yoffa, \"Circuit Placement for Predictable Performance\", ICCAD 1987, pp. 88--91."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132347"},{"key":"e_1_3_2_1_59_1","first-page":"6370673","article-title":"Cells within an Integrated Circuit Design","author":"Hill D.","year":"2001","unstructured":"D. Hill , Method and System for High Speed Detailed Placement of Cells within an Integrated Circuit Design , U.S. Patent 6370673 , 2001 . D. Hill, Method and System for High Speed Detailed Placement of Cells within an Integrated Circuit Design, U.S. Patent 6370673, 2001.","journal-title":"U.S. Patent"},{"key":"e_1_3_2_1_60_1","first-page":"369","article-title":"Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization","author":"Ho T.-Y.","year":"2010","unstructured":"T.-Y. Ho , S.-H. Liu , \" Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization \", VLSI-SoC 2010 , pp. 369 -- 374 . T.-Y. Ho, S.-H. Liu, \"Fast Legalization for Standard Cell Placement with Simultaneous Wirelength and Displacement Minimization\", VLSI-SoC 2010, pp. 369--374.","journal-title":"VLSI-SoC"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370560"},{"key":"e_1_3_2_1_62_1","first-page":"657","volume-title":"ICCAD","author":"Hsu M.-K.","year":"2010","unstructured":"M.-K. Hsu , Y.-W. Chang , \" Unified Analytical Global Placement for Large-scale Mixed-size Circuit Designs\" , ICCAD 2010 , pp. 657 -- 662 . M.-K. Hsu, Y.-W. Chang, \"Unified Analytical Global Placement for Large-scale Mixed-size Circuit Designs\", ICCAD 2010, pp. 657--662."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"e_1_3_2_1_64_1","first-page":"80","volume-title":"ICCAD","author":"Hsu M.-K.","year":"2011","unstructured":"M.-K. Hsu , S. Chou , T.-H. Lin , Y.-W. Chang , \"Routability-driven Analytical Placement for Mixed-size Circuit Designs\" , ICCAD 2011 , pp. 80 -- 84 . M.-K. Hsu, S. Chou, T.-H. Lin, Y.-W. Chang, \"Routability-driven Analytical Placement for Mixed-size Circuit Designs\", ICCAD 2011, pp. 80--84."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774681"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850802"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429428"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013283"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735035"},{"key":"e_1_3_2_1_70_1","volume-title":"VLSI Circuit Layout: Theory and Design (T. C. Hu","author":"Hu T. C.","year":"1985","unstructured":"T. C. Hu , K. Moerder , \" Multiterminal Flows in a Hypergraph\" , VLSI Circuit Layout: Theory and Design (T. C. Hu , E. S. Kuh, eds.), IEEE , 1985 . T. C. Hu, K. Moerder, \"Multiterminal Flows in a Hypergraph\", VLSI Circuit Layout: Theory and Design (T. C. Hu, E. S. Kuh, eds.), IEEE, 1985."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775888"},{"key":"e_1_3_2_1_72_1","first-page":"165","volume-title":"ICCAD","author":"Hur S.-W.","year":"2000","unstructured":"S.-W. Hur , J. Lillis , \"Mongrel : Hybrid Techniques for Standard Cell Placement \", ICCAD 2000 , pp. 165 -- 170 . S.-W. Hur, J. Lillis, \"Mongrel: Hybrid Techniques for Standard Cell Placement\", ICCAD 2000, pp. 165--170."},{"key":"e_1_3_2_1_73_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS). http:\/\/public.itrs.net  International Technology Roadmap for Semiconductors (ITRS). http:\/\/public.itrs.net"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74444"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883918"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391513"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-9591-6","volume-title":"From Graph Partitioning to Timing Closure","author":"Kahng A. B.","year":"2011","unstructured":"A. B. Kahng , J. Lienig , I. L. Markov , J. Hu , \" VLSI Physical Design : From Graph Partitioning to Timing Closure \", Springer 2011 . A. B. Kahng, J. Lienig, I. L. Markov, J. Hu, \"VLSI Physical Design: From Graph Partitioning to Timing Closure\", Springer 2011."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455245"},{"key":"e_1_3_2_1_82_1","first-page":"241","volume-title":"ASPDAC","author":"Kahng A. B.","year":"1999","unstructured":"A. B. Kahng , P. Tucker , A. Zelikovsky , \" Optimization of Linear Placements for Wirelength Minimization with Free Sites\" , ASPDAC 1999 , pp. 241 -- 244 . A. B. Kahng, P. Tucker, A. Zelikovsky, \"Optimization of Linear Placements for Wirelength Minimization with Free Sites\", ASPDAC 1999, pp. 241--4."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174640"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133568"},{"key":"e_1_3_2_1_86_1","first-page":"67","volume-title":"ICCAD","author":"Kim M.-C.","year":"2011","unstructured":"M.-C. Kim , J. Hu , D.-J. Lee , I. L. Markov , \" A SimPLR Method for Routability-driven Placement\" , ICCAD 2011 , pp. 67 -- 73 . M.-C. Kim, J. Hu, D.-J. Lee, I. L. Markov, \"A SimPLR Method for Routability-driven Placement\", ICCAD 2011, pp. 67--73."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228496"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160958"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774597"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173490"},{"key":"e_1_3_2_1_93_1","first-page":"568","volume-title":"ASPDAC","author":"Lee Y.-M.","year":"2010","unstructured":"Y.-M. Lee , T.-Y. Wu , P.-Y. Chang , \" A Hierarchical Bin-based Legalizer for Standard-cell Designs with Minimal Disturbance\" , ASPDAC 2010 , pp. 568 -- 573 . Y.-M. Lee, T.-Y. Wu, P.-Y. Chang, \"A Hierarchical Bin-based Legalizer for Standard-cell Designs with Minimal Disturbance\", ASPDAC 2010, pp. 568--573."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.133"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120867"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884575"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160936"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120733"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119934"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118437"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.114161"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147190"},{"key":"e_1_3_2_1_103_1","first-page":"346","volume-title":"ASPDAC","author":"Luo T.","year":"2008","unstructured":"T. Luo , D. Z. Pan , \"DPlace2.0 : A Stable and Efficient Analytical Placement Based on Diffusion \", ASPDAC 2008 , pp. 346 -- 351 . T. Luo, D. Z. Pan, \"DPlace2.0: A Stable and Efficient Analytical Placement Based on Diffusion\", ASPDAC 2008, pp. 346--351."},{"key":"e_1_3_2_1_104_1","first-page":"41","volume-title":"DAC","author":"Luo T.","year":"2007","unstructured":"T. Luo , H. Ren , C. J. Alpert , D. Z. Pan , \" Computational Geometry Based Placement Migration\" , DAC 2007 , pp. 41 -- 47 . T. Luo, H. Ren, C. J. Alpert, D. Z. Pan, \"Computational Geometry Based Placement Migration\", DAC 2007, pp. 41--47."},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065628"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391975"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31546"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-68739-1","volume-title":"Modern Circuit Placement: Best Practices and Results","author":"Nam G.-J.","year":"2007","unstructured":"G.-J. Nam , J. Cong , Modern Circuit Placement: Best Practices and Results , Springer 2007 . G.-J. Nam, J. Cong, Modern Circuit Placement: Best Practices and Results, Springer 2007."},{"key":"e_1_3_2_1_110_1","first-page":"143","volume-title":"ASPDAC","author":"Obermeier B.","year":"2004","unstructured":"B. Obermeier , F. M. Johannes , \"Temperature-aware Global Placement\" , ASPDAC 2004 , pp. 143 -- 148 . B. Obermeier, F. M. Johannes, \"Temperature-aware Global Placement\", ASPDAC 2004, pp. 143--148."},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055190"},{"key":"e_1_3_2_1_112_1","volume-title":"Design for Manufacturability and Statistical Design: A Constructive Approach (Integrated Circuits and Systems)","author":"Orshansky M.","year":"2010","unstructured":"M. Orshansky , S. Nassif , D. Boning , Design for Manufacturability and Statistical Design: A Constructive Approach (Integrated Circuits and Systems) , Springer 2010 . M. Orshansky, S. Nassif, D. Boning, Design for Manufacturability and Statistical Design: A Constructive Approach (Integrated Circuits and Systems), Springer 2010."},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160950"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233596"},{"key":"e_1_3_2_1_115_1","first-page":"48","volume-title":"ICCAD","author":"Pan M.","year":"2005","unstructured":"M. Pan , N. Viswanathan , C. Chu , \" An Efficient and Effective Detailed Placement Algorithm\" , ICCAD 2005 , pp. 48 -- 55 . M. Pan, N. Viswanathan, C. Chu, \"An Efficient and Effective Detailed Placement Algorithm\", ICCAD 2005, pp. 48--55."},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133509"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.76"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006155"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.41"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277121"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006156"},{"key":"e_1_3_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065653"},{"key":"e_1_3_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776032"},{"key":"e_1_3_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640016"},{"key":"e_1_3_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521529"},{"key":"e_1_3_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065712"},{"key":"e_1_3_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357976"},{"key":"e_1_3_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846367"},{"key":"e_1_3_2_1_129_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855969"},{"key":"e_1_3_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888260"},{"key":"e_1_3_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907271"},{"key":"e_1_3_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.09.003"},{"key":"e_1_3_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055184"},{"key":"e_1_3_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687467"},{"key":"e_1_3_2_1_135_1","first-page":"142","volume-title":"DAC","author":"Ruehli A. E.","year":"1977","unstructured":"A. E. Ruehli , P. K. Wolff , G. Goertzel , \" Analytical Power\/ Timing Optimization Technique for Digital Systems\" , DAC 1977 , pp. 142 -- 146 . A. E. Ruehli, P. K. Wolff, G. Goertzel, \"Analytical Power\/Timing Optimization Technique for Digital Systems\", DAC 1977, pp. 142--146."},{"key":"e_1_3_2_1_136_1","first-page":"372","volume-title":"Congress on Evolutionary Computation","author":"Sait S. M.","year":"2002","unstructured":"S. M. Sait , M. R. Minhas , J. A. Khan , \" Performance and Low Power Driven VLSI Standard Cell Placement using Tabu Search\" , Congress on Evolutionary Computation , 2002 , pp. 372 -- 377 . S. M. Sait, M. R. Minhas, J. A. Khan, \"Performance and Low Power Driven VLSI Standard Cell Placement using Tabu Search\", Congress on Evolutionary Computation, 2002, pp. 372--377."},{"key":"e_1_3_2_1_137_1","first-page":"532","volume-title":"ICCAD","author":"Sarrafzadeh M.","year":"1997","unstructured":"M. Sarrafzadeh , M. Wang , \"NRG : Global and Detailed Placement \", ICCAD 1997 , p. 532 -- 537 . M. Sarrafzadeh, M. Wang, \"NRG: Global and Detailed Placement\", ICCAD 1997, p. 532--537."},{"key":"e_1_3_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858273"},{"key":"e_1_3_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639941"},{"key":"e_1_3_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353668"},{"key":"e_1_3_2_1_141_1","first-page":"162","volume-title":"Mathematical Surveys and Monographs 49","author":"Showalter R. E.","year":"1997","unstructured":"R. E. Showalter , \" Monotone Operators in Banach Space and Nonlinear Partial Differential Equations\" , Mathematical Surveys and Monographs 49 . Providence, RI : American Mathematical Society , 1997 , pp. 162 -- 163 . R. E. Showalter, \"Monotone Operators in Banach Space and Nonlinear Partial Differential Equations\", Mathematical Surveys and Monographs 49. Providence, RI: American Mathematical Society, 1997, pp. 162--163."},{"key":"e_1_3_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127707"},{"key":"e_1_3_2_1_143_1","first-page":"1226","article-title":"Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement","author":"Spindler P.","year":"2007","unstructured":"P. Spindler , F. M. Johannes , \" Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement \", DATE 2007 , pp. 1226 -- 1231 . P. Spindler, F. M. Johannes, \"Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement\", DATE 2007, pp. 1226--31.","journal-title":"DATE"},{"key":"e_1_3_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"e_1_3_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185188"},{"key":"e_1_3_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217531"},{"key":"e_1_3_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927758"},{"key":"e_1_3_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123234"},{"key":"e_1_3_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261846"},{"key":"e_1_3_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.122882"},{"key":"e_1_3_2_1_152_1","first-page":"212","volume-title":"ICCAD","author":"Tsota K.","year":"2008","unstructured":"K. Tsota , C. Koh , V. Balakrishnan , \" Guiding Global Placement with Wire Density\" , ICCAD 2008 , pp. 212 -- 217 . K. Tsota, C. Koh, V. Balakrishnan, \"Guiding Global Placement with Wire Density\", ICCAD 2008, pp. 212--217."},{"key":"e_1_3_2_1_153_1","first-page":"72","article-title":"PCUBE: A Performance Driven Placement Algorithm for Low Power Designs","author":"Vaishnav H.","year":"1993","unstructured":"H. Vaishnav , M. Pedram , \" PCUBE: A Performance Driven Placement Algorithm for Low Power Designs \", DAC with EURO-VHDL , 1993 , pp. 72 -- 77 . H. Vaishnav, M. Pedram, \"PCUBE: A Performance Driven Placement Algorithm for Low Power Designs\", DAC with EURO-VHDL, 1993, pp. 72--77.","journal-title":"DAC with EURO-VHDL"},{"key":"e_1_3_2_1_154_1","first-page":"865","volume-title":"ISCAS","author":"van Ginneken L. P. P. P.","year":"1990","unstructured":"L. P. P. P. van Ginneken , \" Buffer Placement in Distributed RC-tree Network for Minimal Elmore Delay\" , ISCAS 1990 , pp. 865 -- 868 . L. P. P. P. van Ginneken, \"Buffer Placement in Distributed RC-tree Network for Minimal Elmore Delay\", ISCAS 1990, pp. 865--868."},{"key":"e_1_3_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960429"},{"key":"e_1_3_2_1_156_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"e_1_3_2_1_157_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"e_1_3_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278599"},{"key":"e_1_3_2_1_159_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996646"},{"key":"e_1_3_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228497"},{"key":"e_1_3_2_1_161_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300044"},{"key":"e_1_3_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368601"},{"key":"e_1_3_2_1_163_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.875296"},{"key":"e_1_3_2_1_164_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332391"},{"key":"e_1_3_2_1_165_1","first-page":"2040","volume-title":"ISCAS","author":"Wang Y.","year":"2007","unstructured":"Y. Wang , Q. Zhou , X. Hong , Y. Cai , \"Clock-tree Aware Placement Based on Dynamic Clock-tree Building\" , ISCAS 2007 , pp. 2040 -- 2043 . Y. Wang, Q. Zhou, X. Hong, Y. Cai, \"Clock-tree Aware Placement Based on Dynamic Clock-tree Building\", ISCAS 2007, pp. 2040--2043."},{"key":"e_1_3_2_1_166_1","volume-title":"August 20","author":"Wein E.","year":"2004","unstructured":"E. Wein , J. Benkoski , \" Hard Macros Will Revolutionize SoC Design\" , EE Times Online , August 20 , 2004 . http:\/\/www.eetimes.com\/news\/design\/showArtical.jhtml?articalID=26807055 E. Wein, J. Benkoski, \"Hard Macros Will Revolutionize SoC Design\", EE Times Online, August 20, 2004. http:\/\/www.eetimes.com\/news\/design\/showArtical.jhtml?articalID=26807055"},{"key":"e_1_3_2_1_167_1","first-page":"536","volume-title":"ICCAD","author":"Werber J.","year":"2007","unstructured":"J. Werber , D. Rautenbach , C. Szegedy , \" Timing Optimization by Restructuring Long Combinatorial Paths\" , ICCAD 2007 , pp. 536 -- 543 . J. Werber, D. Rautenbach, C. Szegedy, \"Timing Optimization by Restructuring Long Combinatorial Paths\", ICCAD 2007, pp. 536--543."},{"key":"e_1_3_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981110"},{"key":"e_1_3_2_1_169_1","doi-asserted-by":"publisher","DOI":"10.1145\/1053355.1053377"},{"key":"e_1_3_2_1_170_1","volume-title":"Nano-CMOS Design for Manufacturability","author":"Wong B. P.","year":"2009","unstructured":"B. P. Wong , A. Mittal , G. W. Starr , F. Zach , V. Moroz , A. Kahng , Nano-CMOS Design for Manufacturability , John Wiley and Sons 2009 . B. P. Wong, A. Mittal, G. W. Starr, F. Zach, V. Moroz, A. Kahng, Nano-CMOS Design for Manufacturability, John Wiley and Sons 2009."},{"key":"e_1_3_2_1_171_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735046"},{"key":"e_1_3_2_1_172_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065732"},{"key":"e_1_3_2_1_173_1","first-page":"576","volume-title":"ASPDAC","author":"Xu Y.","year":"2009","unstructured":"Y. Xu , Y. Zhang , C. Chu , \" FastRoute 4.0 : Global Router with Efficient Via Minimization \", ASPDAC 2009 , pp. 576 -- 581 . Y. Xu, Y. Zhang, C. Chu, \"FastRoute 4.0: Global Router with Efficient Via Minimization\", ASPDAC 2009, pp. 576--581."},{"key":"e_1_3_2_1_174_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630028"},{"key":"e_1_3_2_1_175_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809660"},{"key":"e_1_3_2_1_176_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309872"},{"key":"e_1_3_2_1_177_1","first-page":"24","volume-title":"ICCAD","author":"Youssef H.","year":"1990","unstructured":"H. Youssef , E. Shragowitz , \" Timing Constraints for Correct Peformance\" , ICCAD 1990 , pp. 24 -- 27 . H. Youssef, E. Shragowitz, \"Timing Constraints for Correct Peformance\", ICCAD 1990, pp. 24--27."},{"key":"e_1_3_2_1_178_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687465"},{"key":"e_1_3_2_1_179_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514129"}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","location":"San Jose California","acronym":"ICCAD '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429441","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429441"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":179,"alternative-id":["10.1145\/2429384.2429441","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429441","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}