{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:21:39Z","timestamp":1767853299773,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429446","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"294-301","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["CACTI-IO"],"prefix":"10.1145","author":[{"given":"Norman P.","family":"Jouppi","sequence":"first","affiliation":[{"name":"HP Labs, Palo Alto, CA"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA"}]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[{"name":"HP Labs, Palo Alto, CA"}]},{"given":"Vaishnav","family":"Srinivas","sequence":"additional","affiliation":[{"name":"UC San Diego, La Jolla, CA"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/289927"},{"key":"e_1_3_2_1_2_1","volume-title":"Circuits, Interconnections, and Packaging for VLSI","author":"Bakoglu H.","year":"1990","unstructured":"H. Bakoglu , Circuits, Interconnections, and Packaging for VLSI , Addison-Wesley , 1990 . H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, 1990."},{"key":"e_1_3_2_1_3_1","volume-title":"High-Speed Signaling: Jitter Modeling, Analysis, and Budgeting","author":"Oh D.","year":"2011","unstructured":"D. Oh and C. Yuan . High-Speed Signaling: Jitter Modeling, Analysis, and Budgeting , Prentice Hall , 2011 . D. Oh and C. Yuan. High-Speed Signaling: Jitter Modeling, Analysis, and Budgeting, Prentice Hall, 2011."},{"key":"e_1_3_2_1_4_1","unstructured":"CACTI. http:\/\/www.hpl.hp.com\/research\/cacti\/  CACTI. http:\/\/www.hpl.hp.com\/research\/cacti\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337778"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"ACM\/IEEE SLIP Workshop","author":"Kahng A. B.","year":"2011","unstructured":"A. B. Kahng and V. Srinivas , \" Mobile System Considerations for SDRAM Interface Trends,\" Proc . ACM\/IEEE SLIP Workshop , 2011 , pp. 1 -- 8 . A. B. Kahng and V. Srinivas, \"Mobile System Considerations for SDRAM Interface Trends,\" Proc. ACM\/IEEE SLIP Workshop, 2011, pp. 1--8."},{"key":"e_1_3_2_1_8_1","volume-title":"IDF Workshop","author":"Baloria J.","year":"2011","unstructured":"J. Baloria , \"Micron Reinvents DRAM Memory : Hybrid Memory Cube,\" Proc . IDF Workshop , Sept. 2011 . J. Baloria, \"Micron Reinvents DRAM Memory: Hybrid Memory Cube,\" Proc. IDF Workshop, Sept. 2011."},{"key":"e_1_3_2_1_9_1","unstructured":"Intel's Scalable Memory Buffer. http:\/\/tinyurl.com\/7xbt27o  Intel's Scalable Memory Buffer. http:\/\/tinyurl.com\/7xbt27o"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_3_2_1_11_1","unstructured":"McSim. http:\/\/cal.snu.ac.kr\/mediawiki\/index.php\/McSim  McSim. http:\/\/cal.snu.ac.kr\/mediawiki\/index.php\/McSim"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.108"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014199"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"e_1_3_2_1_17_1","first-page":"156","volume-title":"Proc. IEEE ISSCC","author":"O'Mahony F.","year":"2010","unstructured":"F. O'Mahony A 47x10Gb\/s 1.4mW\/(Gb\/s) Parallel Interface in 45nm CMOS,\" Proc. IEEE ISSCC , 2010 , pp. 156 -- 158 . F. O'Mahony et al., \"A 47x10Gb\/s 1.4mW\/(Gb\/s) Parallel Interface in 45nm CMOS,\" Proc. IEEE ISSCC, 2010, pp. 156--158."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_20_1","unstructured":"Micron DRAM System Power Calculators. http:\/\/www.micron.com\/support\/dram\/power_calc.html  Micron DRAM System Power Calculators. http:\/\/www.micron.com\/support\/dram\/power_calc.html"},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC DDR3 Specification JESD79-3B.  JEDEC DDR3 Specification JESD79-3B."},{"key":"e_1_3_2_1_22_1","unstructured":"JEDEC LPDDR2 Specification JESD209-2C.  JEDEC LPDDR2 Specification JESD209-2C."},{"key":"e_1_3_2_1_23_1","unstructured":"JEDEC. http:\/\/www.jedec.org  JEDEC. http:\/\/www.jedec.org"},{"key":"e_1_3_2_1_24_1","volume-title":"Introduction to Quality Engineering","author":"Taguchi G.","year":"1996","unstructured":"G. Taguchi , Introduction to Quality Engineering , 2 nd ed., McGraw-Hill , 1996 . G. Taguchi, Introduction to Quality Engineering, 2nd ed., McGraw-Hill, 1996.","edition":"2"},{"key":"e_1_3_2_1_25_1","first-page":"205","volume-title":"IEEE ASSCC","author":"Palmer R.","year":"2008","unstructured":"R. Palmer , J. Poulton , A. Fuller , J. Chen and J. Zerbe , \" Design Considerations for Low-Power High-Performance Mobile Logic and Memory Interfaces,\" Proc . IEEE ASSCC , 2008 , pp. 205 -- 208 . R. Palmer, J. Poulton, A. Fuller, J. Chen and J. Zerbe, \"Design Considerations for Low-Power High-Performance Mobile Logic and Memory Interfaces,\" Proc. IEEE ASSCC, 2008, pp. 205--208."},{"key":"e_1_3_2_1_26_1","unstructured":"J. Ellis \"Overcoming Obstacles for Closing Timing for DDR3-1600 and Beyond \" Denali MemCon 2010.  J. Ellis \"Overcoming Obstacles for Closing Timing for DDR3-1600 and Beyond \" Denali MemCon 2010."},{"key":"e_1_3_2_1_27_1","unstructured":"A. Vaidyanath \"Challenges and Solutions for GHz DDR3 Memory Interface Design \" Denali MemCon 2010.  A. Vaidyanath \"Challenges and Solutions for GHz DDR3 Memory Interface Design \" Denali MemCon 2010."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_29_1","unstructured":"HP Memory Technology Evolution: An Overview of System Memory Technologies. http:\/\/tinyurl.com\/7mvktcn  HP Memory Technology Evolution: An Overview of System Memory Technologies. http:\/\/tinyurl.com\/7mvktcn"},{"key":"e_1_3_2_1_30_1","unstructured":"http:\/\/www.micron.com\/products\/dram_modules\/lrdimm.html  http:\/\/www.micron.com\/products\/dram_modules\/lrdimm.html"},{"key":"e_1_3_2_1_31_1","unstructured":"\"Challenges and Solutions for Future Main Memory \" Rambus White Paper May 2009. http:\/\/tinyurl.com\/cetetsz  \"Challenges and Solutions for Future Main Memory \" Rambus White Paper May 2009. http:\/\/tinyurl.com\/cetetsz"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_33_1","first-page":"496","volume-title":"Proc. IEEE ISSCC","author":"Kim J.-S.","year":"2011","unstructured":"J.-S. Kim A 1.2V 12.8GB\/s 2 Gb Mobile Wide-I\/ O DRAM with 4128 I\/ Os Using TSV-Based Stacking,\" Proc. IEEE ISSCC , 2011 , pp. 496 -- 498 . J.-S. Kim et al., \"A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4128 I\/Os Using TSV-Based Stacking,\" Proc. IEEE ISSCC, 2011, pp. 496--498."},{"key":"e_1_3_2_1_34_1","first-page":"167","volume-title":"IEEE EPEPS","author":"Sarkar S.","year":"2007","unstructured":"S. Sarkar , A. Brahme and S. Chandar , \" Design Margin Methodology for DDR Interface,\" Proc . IEEE EPEPS , 2007 , pp. 167 -- 170 . S. Sarkar, A. Brahme and S. Chandar, \"Design Margin Methodology for DDR Interface,\" Proc. IEEE EPEPS, 2007, pp. 167--170."},{"key":"e_1_3_2_1_35_1","first-page":"121","volume-title":"IEEE EPEPS","author":"Chaudhuri S.","year":"2010","unstructured":"S. Chaudhuri , J. McCall and J. Salmon , \" Proposal for BER Based Specifications for DDR4,\" Proc . IEEE EPEPS , 2010 , pp. 121 -- 124 . S. Chaudhuri, J. McCall and J. Salmon, \"Proposal for BER Based Specifications for DDR4,\" Proc. IEEE EPEPS, 2010, pp. 121--124."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_37_1","unstructured":"HP Power Advisor. http:\/\/h18000.www1.hp.com\/products\/solutions\/power\/index.html.  HP Power Advisor. http:\/\/h18000.www1.hp.com\/products\/solutions\/power\/index.html."},{"key":"e_1_3_2_1_38_1","unstructured":"International Technology Roadmap for Semiconductors 2011 edition. http:\/\/www.itrs.net\/ International Technology Roadmap for Semiconductors 2011 edition. http:\/\/www.itrs.net\/"},{"key":"e_1_3_2_1_39_1","first-page":"54","volume-title":"IEEE VLSIC","author":"Casper B. K.","year":"2002","unstructured":"B. K. Casper , M. Haycock and R. Mooney , \" An Accurate and Efficient Analysis Method for Multi-Gb\/s Chip-to-Chip Signaling Schemes,\" Proc . IEEE VLSIC , 2002 , pp. 54 -- 57 . B. K. Casper, M. Haycock and R. Mooney, \"An Accurate and Efficient Analysis Method for Multi-Gb\/s Chip-to-Chip Signaling Schemes,\" Proc. IEEE VLSIC, 2002, pp. 54--57."},{"key":"e_1_3_2_1_40_1","unstructured":"Future-Mobile JEDEC Draft Wide IO Specification.  Future-Mobile JEDEC Draft Wide IO Specification."},{"issue":"4","key":"e_1_3_2_1_41_1","first-page":"722","article-title":"High-Speed Electrical Signaling: Overview and Limitations","volume":"31","author":"Horowitz M. A.","year":"2008","unstructured":"M. A. Horowitz , C.-K. K. Yang and S. Sidiropoulos , \" High-Speed Electrical Signaling: Overview and Limitations ,\" IEEE Trans. on Advanced Packaging 31 ( 4 ) ( 2008 ), pp. 722 -- 730 . M. A. Horowitz, C.-K. K. Yang and S. Sidiropoulos, \"High-Speed Electrical Signaling: Overview and Limitations,\" IEEE Trans. on Advanced Packaging 31(4) (2008), pp. 722--730.","journal-title":"IEEE Trans. on Advanced Packaging"},{"key":"e_1_3_2_1_42_1","first-page":"33","volume-title":"IEEE EPEPS","author":"Oh D.","year":"2007","unstructured":"D. Oh , F. Lambrecht , J. H. Ren , S. Chang , B. Chia , C. Madden and C. Yuan , \" Prediction of System Performance Based on Component Jitter and Noise Budgets,\" Proc . IEEE EPEPS , 2007 , pp. 33 -- 36 . D. Oh, F. Lambrecht, J. H. Ren, S. Chang, B. Chia, C. Madden and C. Yuan, \"Prediction of System Performance Based on Component Jitter and Noise Budgets,\" Proc. IEEE EPEPS, 2007, pp. 33--36."}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","location":"San Jose California","acronym":"ICCAD '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429446","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429446","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429446"}},"subtitle":["CACTI with off-chip power-area-timing models"],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":41,"alternative-id":["10.1145\/2429384.2429446","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429446","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}