{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:04Z","timestamp":1750306924855,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 101-2220-E-002-017-NSC101-2221-E-260-037-"],"award-info":[{"award-number":["NSC 101-2220-E-002-017-NSC101-2221-E-260-037-"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Excellent Research Projects of National Taiwan University","award":["101R890822"],"award-info":[{"award-number":["101R890822"]}]},{"DOI":"10.13039\/501100003848","name":"Industry Technology Research Institute","doi-asserted-by":"publisher","award":["101-EC-17-A-01-05-0337"],"award-info":[{"award-number":["101-EC-17-A-01-05-0337"]}],"id":[{"id":"10.13039\/501100003848","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Etron Technology Inc.","award":["101R7500"],"award-info":[{"award-number":["101R7500"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429479","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"458-465","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Distributed memory interface synthesis for network-on-chips with 3D-stacked DRAMs"],"prefix":"10.1145","author":[{"given":"Yi-Jung","family":"Chen","sequence":"first","affiliation":[{"name":"National Chi Nan University, Nantou County, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Lin","family":"Yang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Jia","family":"Chen","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"13818","article-title":"IS standard","year":"2001","unstructured":"Mpeg-2 video. IS standard . I. D. 13818 - 13812 , 2001 . Mpeg-2 video. IS standard. I. D. 13818-2, 2001.","journal-title":"I. D."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/361604.361619"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391628"},{"key":"e_1_3_2_1_4_1","unstructured":"R. P. Dick. Embedded system synthesis benchmarks suites (e3s). http:\/\/www.ece.northwestern.edu\/~dickrp\/e3s\/.  R. P. Dick. Embedded system synthesis benchmarks suites (e3s). http:\/\/www.ece.northwestern.edu\/~dickrp\/e3s\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/278241.278309"},{"key":"e_1_3_2_1_6_1","first-page":"234","volume-title":"Proc. ASP-DAC '09","author":"Dong X.","unstructured":"X. Dong and Y. Xie . System-level cost analysis and design exploration for three-dimensional integrated circuits (3d ics) . In Proc. ASP-DAC '09 , pages 234 -- 241 . X. Dong and Y. Xie. System-level cost analysis and design exploration for three-dimensional integrated circuits (3d ics). In Proc. ASP-DAC '09, pages 234--241."},{"key":"e_1_3_2_1_7_1","unstructured":"EEMBC. Embedded microprocessor benchmark consortium. http:\/\/www.eembc.org\/home.php.  EEMBC. Embedded microprocessor benchmark consortium. http:\/\/www.eembc.org\/home.php."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_12_1","first-page":"99","volume-title":"Proc. DATE '10","author":"Loi I.","unstructured":"I. Loi and L. Benini . An efficient distributed memory interface for many-core platform with 3d stacked dram . In Proc. DATE '10 , pages 99 -- 104 . I. Loi and L. Benini. An efficient distributed memory interface for many-core platform with 3d stacked dram. In Proc. DATE '10, pages 99--104."},{"key":"e_1_3_2_1_13_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. D.","year":"1994","unstructured":"G. D. Micheli . Synthesis and Optimization of Digital Circuits . McGraw-Hill, Inc. , 1994 . G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994."},{"key":"e_1_3_2_1_14_1","first-page":"416","volume-title":"Proc. ASP-DAC '09","author":"Miyakawa N.","unstructured":"N. Miyakawa . A 3d prototyping chip based on a wafer-level stacking technology . In Proc. ASP-DAC '09 , pages 416 -- 420 . N. Miyakawa. A 3d prototyping chip based on a wafer-level stacking technology. In Proc. ASP-DAC '09, pages 416--420."},{"key":"e_1_3_2_1_15_1","first-page":"700","volume-title":"Proc. DATE '06","author":"Pasricha S.","unstructured":"S. Pasricha and N. Dutt . Cosmeca: Application-specific co-synthesis of memory and communication architectures for mpsoc . In Proc. DATE '06 , pages 700 -- 705 . S. Pasricha and N. Dutt. Cosmeca: Application-specific co-synthesis of memory and communication architectures for mpsoc. In Proc. DATE '06, pages 700--705."},{"key":"e_1_3_2_1_16_1","first-page":"212","volume-title":"Proc. ICCAD '07","author":"Weerasekera R.","unstructured":"R. Weerasekera , L.-R. Zheng , D. Pamunuwa , and H. Tenhunen . Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs . In Proc. ICCAD '07 , pages 212 -- 219 . R. Weerasekera, L.-R. Zheng, D. Pamunuwa, and H. Tenhunen. Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs. In Proc. ICCAD '07, pages 212--219."},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Proc. HPCA '10","author":"Woo D. H.","unstructured":"D. H. Woo , N. H. Seong , D. L. Lewis , and H.-H. S. Lee . An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth . In Proc. HPCA '10 , pages 1 -- 12 . D. H. Woo, N. H. Seong, D. L. Lewis, and H.-H. S. Lee. An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth. In Proc. HPCA '10, pages 1--12."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"e_1_3_2_1_19_1","first-page":"2669","volume-title":"Proc. ISCAS '06","author":"Zhao Z.","unstructured":"Z. Zhao and P. Liang . Data partition for wavefront parallelization of h.264 video encoder . In Proc. ISCAS '06 , pages 2669 -- 2672 . Z. Zhao and P. Liang. Data partition for wavefront parallelization of h.264 video encoder. In Proc. ISCAS '06, pages 2669--2672."}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Jose California","acronym":"ICCAD '12"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429479","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429479"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":19,"alternative-id":["10.1145\/2429384.2429479","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429479","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}