{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:04Z","timestamp":1750306924395,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["6.11E+23"],"award-info":[{"award-number":["6.11E+23"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429491","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"500-507","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["ISBA"],"prefix":"10.1145","author":[{"given":"Ruining","family":"He","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, P. R. China"}]},{"given":"Yuchun","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, P. R. China"}]},{"given":"Kang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, P. R. China"}]},{"given":"Jinian","family":"Bian","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, P. R. China"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"March 1","author":"Xilinx","year":"2011","unstructured":"Xilinx , Partial Reconfiguration User Guide , March 1 , 2011 . Xilinx, Partial Reconfiguration User Guide, March 1, 2011."},{"key":"e_1_3_2_1_2_1","first-page":"122","volume-title":"Proc. ERSA","author":"Conger C.","year":"2008","unstructured":"C. Conger , A. Gordon-Ross , and A. D. George , \" Design framework for partial run-time FPGA reconfiguration \", in Proc. ERSA , 2008 , pp. 122 -- 128 . C. Conger, A. Gordon-Ross, and A. D. George, \"Design framework for partial run-time FPGA reconfiguration\", in Proc. ERSA, 2008, pp. 122--128."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2079390"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311273"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.825678"},{"key":"e_1_3_2_1_6_1","first-page":"118","volume-title":"Proc. VLSI- SOC","author":"Ahmadinia A.","year":"2003","unstructured":"A. Ahmadinia and J. Teich , \" Speeding up Online Placement for XILINX FPGAs by Reducing Configuration Overhead \", in Proc. VLSI- SOC , 2003 , pp. 118 -- 122 . A. Ahmadinia and J. Teich, \"Speeding up Online Placement for XILINX FPGAs by Reducing Configuration Overhead\", in Proc. VLSI- SOC, 2003, pp. 118--122."},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. IPDPS","author":"Walder H.","year":"2003","unstructured":"H. Walder , C. Steiger , Fast Online Task Placement on FPG As : Free Space Partitioning and 2D-Hashing \", in Proc. IPDPS , 2003 . H. Walder, C. Steiger, et al., \"Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing\", in Proc. IPDPS, 2003."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1028"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842930"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065667"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513966"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531552"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119843"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.19"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01098364"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1096711.1096716"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207169108803967"},{"key":"e_1_3_2_1_20_1","volume-title":"Encyclopedia of Optimization","author":"Pelillo M.","year":"2009","unstructured":"M. Pelillo , \" Heuristics for Maximum Clique and Independent Set\" , Encyclopedia of Optimization , 2009 : 1508~1520. M. Pelillo, \"Heuristics for Maximum Clique and Independent Set\", Encyclopedia of Optimization, 2009: 1508~1520."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/72.883403"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014899909753"},{"key":"e_1_3_2_1_23_1","first-page":"97","volume-title":"Proc. ERSA","author":"Yousuf S.","year":"2010","unstructured":"S. Yousuf and A. Gordon-Ross , \" DAPR: Design Automation for Partially Reconfigurable FPGAs \", in Proc. ERSA , 2010 , pp. 97 -- 103 . S. Yousuf and A. Gordon-Ross, \"DAPR: Design Automation for Partially Reconfigurable FPGAs\", in Proc. ERSA, 2010, pp. 97--103."},{"key":"e_1_3_2_1_24_1","unstructured":"http:\/\/en.wikipedia.org  http:\/\/en.wikipedia.org"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6133248"}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Jose California","acronym":"ICCAD '12"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429491","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429491"}},"subtitle":["an independent set-based algorithm for automated partial reconfiguration module generation"],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":25,"alternative-id":["10.1145\/2429384.2429491","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429491","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}