{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:04Z","timestamp":1750306924907,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429504","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"553-556","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Validation signature testing"],"prefix":"10.1145","author":[{"given":"A.","family":"Chatterjee","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Deyati","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Muldrey","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Devarakond","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"Verification of Complex Analog and RF IC Designs","author":"Chang Henry","year":"2007","unstructured":"Henry Chang , K. Kundert , \" Verification of Complex Analog and RF IC Designs ,\" Designers Guide Consulting, Copyright 2007 , pp. 1 -- 37 . Henry Chang, K. Kundert, \"Verification of Complex Analog and RF IC Designs,\" Designers Guide Consulting, Copyright 2007, pp. 1--37.","journal-title":"Designers Guide Consulting, Copyright"},{"key":"e_1_3_2_1_2_1","first-page":"361","volume-title":"June 11--13","author":"Muhammad K.","year":"2006","unstructured":"K. Muhammad , T. Murphy , R. B. Staszewski , \" Verification of RF SoCs : RF, analog, baseband and software,\" IEEE Radio Frequency Integrated Circuits (RFIC) Symposium , June 11--13 , 2006 , pp. 361 -- 364 . K. Muhammad, T. Murphy, R. B. Staszewski, \"Verification of RF SoCs: RF, analog, baseband and software,\" IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, June 11--13, 2006, pp. 361--364."},{"key":"e_1_3_2_1_3_1","unstructured":"Open Verilog International \"Verilog-AMS Language Reference Manual: Analog & Mixed-Signal Extensions to Verilog HDL \" version 2.0 www.eda.org\/verilogams.  Open Verilog International \" Verilog-AMS Language Reference Manual: Analog & Mixed-Signal Extensions to Verilog HDL \" version 2.0 www.eda.org\/verilogams."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.799677"},{"key":"e_1_3_2_1_5_1","first-page":"319","volume-title":"Top-down Analog Design Methodology Using Matlab and Simulink,\" Proceedings of the 2001 IEEE International Symposium on Circuits and Systems","author":"Chandra N.","year":"2001","unstructured":"N. Chandra , and G. W. Roberts , \" Top-down Analog Design Methodology Using Matlab and Simulink,\" Proceedings of the 2001 IEEE International Symposium on Circuits and Systems , vol. 5 , 2001 , pp. 319 -- 322 . N. Chandra, and G. W. Roberts, \"Top-down Analog Design Methodology Using Matlab and Simulink,\" Proceedings of the 2001 IEEE International Symposium on Circuits and Systems, vol. 5, 2001, pp. 319--322."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.898832"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2002.1021118"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2006.01.027"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2006.02.018"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/882503.884907"},{"key":"e_1_3_2_1_11_1","first-page":"182","article-title":"Verification of Delta-Sigma Converters Using Adaptive Regression Modeling","author":"Roh J.","year":"2000","unstructured":"J. Roh , S. Seshadri and J. A. Abraham , \" Verification of Delta-Sigma Converters Using Adaptive Regression Modeling ,\" IEEE\/ACM International Conference on Computer Aided Design , pp. 182 -- 187 , November 2000 . J. Roh, S. Seshadri and J. A. Abraham, \"Verification of Delta-Sigma Converters Using Adaptive Regression Modeling,\" IEEE\/ACM International Conference on Computer Aided Design, pp. 182--187, November 2000.","journal-title":"IEEE\/ACM International Conference on Computer Aided Design"},{"key":"e_1_3_2_1_12_1","first-page":"423","volume-title":"ISQED 2008. 9th International Symposium on","author":"August N.","year":"2008","unstructured":"N. August , \" A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips ,\" in Quality Electronic Design , 2008 . ISQED 2008. 9th International Symposium on , 2008, pp. 423 -- 428 . N. August, \"A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips,\" in Quality Electronic Design, 2008. ISQED 2008. 9th International Symposium on, 2008, pp. 423--428."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2003.1250023"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/647768.733944"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/822072.822337"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843889"},{"key":"e_1_3_2_1_17_1","volume-title":"Jan","author":"Saab D. G.","year":"2003","unstructured":"D. G. Saab , J. A. Abraham , and V. M. Vedula \" Formal Verification Using Bounded Model Checking : SAT Versus Sequential ATPG Engines,\" Proc. of the VLSI Design , Jan 2003 . D. G. Saab, J. A. Abraham, and V. M. Vedula \"Formal Verification Using Bounded Model Checking: SAT Versus Sequential ATPG Engines,\" Proc. of the VLSI Design, Jan 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391569"},{"key":"e_1_3_2_1_19_1","first-page":"73","volume-title":"International Test Conference","author":"Hong Ted","year":"2010","unstructured":"Ted Hong , Yanjing Li , Sung-Boem Park , Diana Mui , David Lin , Ziyad Abdel Kaleq , Nagib Hakim , Helia Naeimi , Donald S. Gardner , Subhasish Mitra , \" Quick Error Detection Tests for Effective Post-Silicon Validation\" , International Test Conference , 2010 , pp. 73 -- 82 . Ted Hong, Yanjing Li, Sung-Boem Park, Diana Mui, David Lin, Ziyad Abdel Kaleq, Nagib Hakim, Helia Naeimi, Donald S. Gardner, Subhasish Mitra, \"Quick Error Detection Tests for Effective Post-Silicon Validation\", International Test Conference, 2010, pp. 73--82."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.65"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2179348"}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"],"location":"San Jose California","acronym":"ICCAD '12"},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429504","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:26Z","timestamp":1750235726000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429504"}},"subtitle":["a methodology for post-silicon validation of analog\/mixed-signal circuits"],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":21,"alternative-id":["10.1145\/2429384.2429504","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429504","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}