{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:42Z","timestamp":1774687662892,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2012,11,5]],"date-time":"2012-11-05T00:00:00Z","timestamp":1352073600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2012,11,5]]},"DOI":"10.1145\/2429384.2429538","type":"proceedings-article","created":{"date-parts":[[2013,1,22]],"date-time":"2013-01-22T15:29:29Z","timestamp":1358868569000},"page":"705-712","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Multiobjective optimization of deadspace, a critical resource for 3D-IC integration"],"prefix":"10.1145","author":[{"given":"Johann","family":"Knechtel","sequence":"first","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Jens","family":"Lienig","sequence":"additional","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}]},{"given":"Matthias","family":"Thiele","sequence":"additional","affiliation":[{"name":"Dresden University of Technology, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2012,11,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2005.08.003"},{"key":"e_1_3_2_1_3_1","first-page":"1027","volume-title":"Proc. SODA","author":"Arthur D.","year":"2007","unstructured":"D. Arthur and S. Vassilvitskii . k-means++: the advantages of careful seeding . Proc. SODA , pp. 1027 -- 1035 , 2007 . D. Arthur and S. Vassilvitskii. k-means++: the advantages of careful seeding. Proc. SODA, pp. 1027--1035, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818375"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"Proc. DATE","author":"Chen H.-T.","year":"2011","unstructured":"H.-T. Chen , H.-L. Ling , Z.-C. Wang , and T. T. Hwang . A new architecture for power network in 3D IC . Proc. DATE , pp. 1 -- 6 , 2011 . H.-T. Chen, H.-L. Ling, Z.-C. Wang, and T. T. Hwang. A new architecture for power network in 3D IC. Proc. DATE, pp. 1--6, 2011."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024876"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1899721.1899759"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810385"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490753"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770729"},{"key":"e_1_3_2_1_15_1","first-page":"166","volume-title":"Proc. DATE","author":"Hsieh A.-C.","year":"2010","unstructured":"A.-C. Hsieh TSV redundancy : Architecture and design issues in 3D IC . Proc. DATE , pp. 166 -- 171 , 2010 . A.-C. Hsieh et al. TSV redundancy: Architecture and design issues in 3D IC. Proc. DATE, pp. 166--171, 2010."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751462"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1996258"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174640"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133523"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173490"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2157159"},{"key":"e_1_3_2_1_24_1","volume-title":"Proc. DATE 3D Workshop","author":"Lewis D. L.","year":"2009","unstructured":"D. L. Lewis and H.-H. S. Lee . Test strategies for 3D die stacked integrated circuits . Proc. DATE 3D Workshop , 2009 . D. L. Lewis and H.-H. S. Lee. Test strategies for 3D die stacked integrated circuits. Proc. DATE 3D Workshop, 2009."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.18"},{"key":"e_1_3_2_1_26_1","first-page":"209","volume-title":"ASPDAC","author":"Li X.","year":"2008","unstructured":"X. Li LP based white space redistribution for thermal via planning and performance optimization in 3D ICs . ASPDAC , pp. 209 -- 212 , 2008 . X. Li et al. LP based white space redistribution for thermal via planning and performance optimization in 3D ICs. ASPDAC, pp. 209--212, 2008."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123048"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024871"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509738"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830915"},{"key":"e_1_3_2_1_33_1","first-page":"175","volume-title":"ASPDAC","author":"Zhao X.","year":"2010","unstructured":"X. Zhao and S. K. Lim . Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs . ASPDAC , pp. 175 -- 180 , 2010 . X. Zhao and S. K. Lim. Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs. ASPDAC, pp. 175--180, 2010."},{"issue":"2","key":"e_1_3_2_1_34_1","first-page":"247","article-title":"Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs","volume":"1","author":"Zhao X.","year":"2011","unstructured":"X. Zhao , J. Minz , and S. K. Lim . Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs . IEEE TCPMT , 1 ( 2 ): 247 -- 259 , 2011 . X. Zhao, J. Minz, and S. K. Lim. Low-power and reliable clock network design for through-silicon via (TSV) based 3D ICs. IEEE TCPMT, 1(2): 247--259, 2011.","journal-title":"IEEE TCPMT"},{"key":"e_1_3_2_1_35_1","first-page":"590","volume-title":"Proc. ICCAD","author":"Zhou P.","year":"2007","unstructured":"P. Zhou : scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits . Proc. ICCAD , pp. 590 -- 597 , 2007 . P. Zhou et al. 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits. Proc. ICCAD, pp. 590--597, 2007."}],"event":{"name":"ICCAD '12: The International Conference on Computer-Aided Design","location":"San Jose California","acronym":"ICCAD '12","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429538","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2429384.2429538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:22Z","timestamp":1750235722000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2429384.2429538"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11,5]]},"references-count":35,"alternative-id":["10.1145\/2429384.2429538","10.1145\/2429384"],"URL":"https:\/\/doi.org\/10.1145\/2429384.2429538","relation":{},"subject":[],"published":{"date-parts":[[2012,11,5]]},"assertion":[{"value":"2012-11-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}