{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:14Z","timestamp":1750306874520,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,1,21]],"date-time":"2013-01-21T00:00:00Z","timestamp":1358726400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,1,21]]},"DOI":"10.1145\/2432516.2432520","type":"proceedings-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T16:21:18Z","timestamp":1359476478000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Prototyping hardware support for irregular applications"],"prefix":"10.1145","author":[{"given":"Marco","family":"Ceriani","sequence":"first","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simone","family":"Secchi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Cagliari, Cagliari, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oreste","family":"Villa","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory, Richland, WA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,1,21]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.159037"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2006.34"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228787"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062268"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470851"},{"volume-title":"MOBS 2006: Workshop on Modeling, Benchmarking and Simulation","year":"2006","author":"Kanaujia S.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380625"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2044365"},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"HPCA-16: the 16th International Symposium on High Performance Computer Architecture","author":"Miller J.","year":"2010"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577133"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209945"},{"issue":"1","key":"e_1_3_2_1_17_1","first-page":"6","article-title":"Implementation of an 8-core, 64-thread, power-efficient sparc server on a chip. Solid-State Circuits","volume":"43","author":"Nawathe U.","year":"2008","journal-title":"IEEE Journal of"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2001252.2001262"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266370"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620784"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815999"},{"key":"e_1_3_2_1_22_1","first-page":"317","volume-title":"ASP-DAC 2009: Asia and South Pacific Design Automation Conference","author":"Tumeo A.","year":"2009"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403625"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228841"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.70"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536359"},{"key":"e_1_3_2_1_28_1","first-page":"78","volume-title":"IPDPS '04: 18th International Parallel & Distributed Processing Symposium","author":"Zheng G.","year":"2004"}],"event":{"name":"RAPIDO '13: Methods and Tools","acronym":"RAPIDO '13","location":"Berlin Germany"},"container-title":["Proceedings of the 2013 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2432516.2432520","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2432516.2432520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:20Z","timestamp":1750234700000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2432516.2432520"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1,21]]},"references-count":27,"alternative-id":["10.1145\/2432516.2432520","10.1145\/2432516"],"URL":"https:\/\/doi.org\/10.1145\/2432516.2432520","relation":{},"subject":[],"published":{"date-parts":[[2013,1,21]]},"assertion":[{"value":"2013-01-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}