{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:13Z","timestamp":1750306933407,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"1s","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 97-2220-E-009-024"],"award-info":[{"award-number":["NSC 97-2220-E-009-024"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>This article presents the design of a video decoder using dynamic task partition approach on a heterogeneous dual-core embedded platform. For such systems, static task partition between the two cores at design time is a typical approach for application development. In this article, we propose a runtime dynamic task partition model and implement an MPEG-4 Simple Profile video decoder using this approach on a TI OMAP 5912 platform. Comparing with a traditional mobile video decoder optimized for the same DSP core, the performance gain from dynamic task partition is 38.4% on average. More importantly, the gain is achieved with the design constraint that the implementation effort for the dynamic task partition decoder is about the same as the effort using design-time task partition model. Unlike common belief that the inter-processor communication overhead would be too high to justify intense cooperation between two heterogeneous cores, this paper shows that it is indeed beneficial to adopt dynamic task partition model on commercially available heterogeneous multi-core platforms.<\/jats:p>","DOI":"10.1145\/2435227.2435249","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T16:27:31Z","timestamp":1515083251000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic task partition for video decoding on heterogeneous dual-core platforms"],"prefix":"10.1145","volume":"12","author":[{"given":"Chun-Jen","family":"Tsai","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Tsung-Fan","family":"Shen","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Pei-Ching","family":"Liao","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2013,3,29]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/INFCOM.1990.91326"},{"doi-asserted-by":"publisher","key":"e_1_2_1_2_1","DOI":"10.1145\/774789.774805"},{"doi-asserted-by":"publisher","key":"e_1_2_1_3_1","DOI":"10.1109\/REAL.2004.20"},{"doi-asserted-by":"publisher","key":"e_1_2_1_4_1","DOI":"10.5555\/862897.875358"},{"volume-title":"Master thesis","author":"Chiu C.-N.","unstructured":"Chiu , C.-N. 2005. H.264 Video encoding optimization on dual-core platform. Master thesis , National Chiao Tung University , Hsinchu, Taiwan . Chiu, C.-N. 2005. H.264 Video encoding optimization on dual-core platform. Master thesis, National Chiao Tung University, Hsinchu, Taiwan.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS'05)","volume":"3","author":"Chiu C.-N.","unstructured":"Chiu C.-N. , Tseng , C.-T. , and Tsai , C . -J. 2005. Tightly-coupled MPEG-4 video encoder framework on asymmetric dual-core platforms . In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05) . Vol. 3 , 2132--2135. Chiu C.-N., Tseng, C.-T., and Tsai, C.-J. 2005. Tightly-coupled MPEG-4 video encoder framework on asymmetric dual-core platforms. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05). Vol. 3, 2132--2135."},{"volume-title":"Proceedings of the IEEE International Conference on Consumer Electronics (ICCE). 246--247","author":"Choi B.-D.","unstructured":"Choi , B.-D. , Choi , K.-S. , Ko , S.-J. , and Morales , A. W . 2003. Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips . In Proceedings of the IEEE International Conference on Consumer Electronics (ICCE). 246--247 . Choi, B.-D., Choi, K.-S., Ko, S.-J., and Morales, A. W. 2003. Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. In Proceedings of the IEEE International Conference on Consumer Electronics (ICCE). 246--247.","key":"e_1_2_1_7_1"},{"volume-title":"Proceedings of International Conference on computer Design. 164--169","author":"Chou C.","unstructured":"Chou , C. and Marculescu , R . 2008. Contention-aware application mapping for network-on-chip communication architectures . In Proceedings of International Conference on computer Design. 164--169 . Chou, C. and Marculescu, R. 2008. Contention-aware application mapping for network-on-chip communication architectures. In Proceedings of International Conference on computer Design. 164--169.","key":"e_1_2_1_8_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.1109\/ITNG.2008.226"},{"unstructured":"Freescale 2008. mobile extreme convergence architecture. White Paper MXCWP Rev. 5.  Freescale 2008. mobile extreme convergence architecture. White Paper MXCWP Rev. 5.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/1455229.1455232"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1109\/12.83640"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1145\/1403375.1403427"},{"doi-asserted-by":"publisher","key":"e_1_2_1_14_1","DOI":"10.1109\/ICCAD.2004.1382603"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1145\/6592.6598"},{"volume-title":"Design and analysis of a dynamic fine-granularity task scheduler for heterogeneous dual-core platforms. Master thesis","author":"Lee K.-C.","unstructured":"Lee , K.-C. 2006. Design and analysis of a dynamic fine-granularity task scheduler for heterogeneous dual-core platforms. Master thesis , National Chiao Tung University , Hsinchu, Taiwan . Lee, K.-C. 2006. Design and analysis of a dynamic fine-granularity task scheduler for heterogeneous dual-core platforms. Master thesis, National Chiao Tung University, Hsinchu, Taiwan.","key":"e_1_2_1_16_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/30.982810"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1109\/71.735960"},{"volume-title":"Embedded Software Development with eCos","author":"Massa A. J.","unstructured":"Massa , A. J. 2002 , Embedded Software Development with eCos , Prentice Hall . Massa, A. J. 2002, Embedded Software Development with eCos, Prentice Hall.","key":"e_1_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_20_1","DOI":"10.5555\/645610.662025"},{"unstructured":"Nxp 2005 PNX8526 programmable source decoder with integrated peripherals data sheet Rev. 02.  Nxp 2005 PNX8526 programmable source decoder with integrated peripherals data sheet Rev. 02.","key":"e_1_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.5555\/784893.784988"},{"doi-asserted-by":"publisher","key":"e_1_2_1_23_1","DOI":"10.1109\/ICM.2004.1434608"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/1077603.1077695"},{"volume-title":"Proceedings of the VLSI Design\/CAD Symposium.","author":"Su Y.-Y.","unstructured":"Su , Y.-Y. and Tsai , C . -J. 2006. A dual-core dynamic scheduling paradigm for embedded multimedia applications . In Proceedings of the VLSI Design\/CAD Symposium. Su, Y.-Y. and Tsai, C.-J. 2006. A dual-core dynamic scheduling paradigm for embedded multimedia applications. In Proceedings of the VLSI Design\/CAD Symposium.","key":"e_1_2_1_25_1"},{"volume-title":"TMS320C55x Image\/Video Processing Library Programmer's Reference. SPRU037C","author":"Ti","unstructured":"Ti . 2004. TMS320C55x Image\/Video Processing Library Programmer's Reference. SPRU037C , Texas Instruments , Dallas, Texas . Ti. 2004. TMS320C55x Image\/Video Processing Library Programmer's Reference. SPRU037C, Texas Instruments, Dallas, Texas.","key":"e_1_2_1_26_1"},{"volume-title":"OMAP5912 Applications Processor Data Manual. SPRS231E","author":"Ti","unstructured":"Ti . 2005a. OMAP5912 Applications Processor Data Manual. SPRS231E , Texas Instruments , Dallas, Texas . Ti. 2005a. OMAP5912 Applications Processor Data Manual. SPRS231E, Texas Instruments, Dallas, Texas.","key":"e_1_2_1_27_1"},{"volume-title":"OMAP5912 Multimedia Processor Direct Memory Access (DMA) Support Reference Guide. SPRU755C","author":"Ti","unstructured":"Ti . 2005b. OMAP5912 Multimedia Processor Direct Memory Access (DMA) Support Reference Guide. SPRU755C , Texas Instruments , Dallas, Texas . Ti. 2005b. OMAP5912 Multimedia Processor Direct Memory Access (DMA) Support Reference Guide. SPRU755C, Texas Instruments, Dallas, Texas.","key":"e_1_2_1_28_1"},{"unstructured":"Tran T. 2003. OMAP 5910 video encoding and decoding TI Appl. rep. SPRA985.  Tran T. 2003. OMAP 5910 video encoding and decoding TI Appl. rep. SPRA985.","key":"e_1_2_1_29_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_30_1","DOI":"10.1145\/1084834.1084853"},{"volume-title":"Proceedings of the VLSI Design\/CAD Symposium.","author":"Wang C.-P.","unstructured":"Wang , C.-P. and Tsai , C . -J. 2005. Design and analysis of a unified asymmetric multiprocessor scheduler . In Proceedings of the VLSI Design\/CAD Symposium. Wang, C.-P. and Tsai, C.-J. 2005. Design and analysis of a unified asymmetric multiprocessor scheduler. In Proceedings of the VLSI Design\/CAD Symposium.","key":"e_1_2_1_31_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_32_1","DOI":"10.1109\/HICSS.1989.48101"},{"key":"e_1_2_1_33_1","volume-title":"Eds","author":"Wolf W.","year":"1997","unstructured":"Wolf , W. and Staunstrup , J . Eds . 1997 . Hardware-Software Codesign: Principles and Practice. Kluwer Academic Publishers . Wolf, W. and Staunstrup, J. Eds. 1997. Hardware-Software Codesign: Principles and Practice. Kluwer Academic Publishers."},{"doi-asserted-by":"publisher","key":"e_1_2_1_34_1","DOI":"10.5555\/1131481.1131675"},{"doi-asserted-by":"publisher","key":"e_1_2_1_35_1","DOI":"10.1145\/581199.581226"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435249","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435227.2435249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:40Z","timestamp":1750235740000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435249"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":35,"journal-issue":{"issue":"1s","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2435227.2435249"],"URL":"https:\/\/doi.org\/10.1145\/2435227.2435249","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2010-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}