{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T16:13:59Z","timestamp":1759940039447,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"1s","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>Loop caches provide an effective method for decreasing memory hierarchy energy consumption by storing frequently executed code (critical regions) in a more energy efficient structure than the level one cache. However, due to code structure restrictions or costly design time pre-analysis efforts, previous loop cache designs are not suitable for all applications and system scenarios. We present an adaptive loop cache that is amenable to a wider range of system scenarios, which can provide an additional 20% average instruction cache energy savings (with individual benchmark energy savings as high as 69%) compared to the next best loop cache, the preloaded loop cache.<\/jats:p>","DOI":"10.1145\/2435227.2435251","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T16:27:31Z","timestamp":1515083251000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive loop caching using lightweight runtime control flow analysis"],"prefix":"10.1145","volume":"12","author":[{"given":"Marisha","family":"Rawlins","sequence":"first","affiliation":[{"name":"University of Florida, FL, USA"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"University of Florida, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,3,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/846215.846803"},{"key":"e_1_2_1_2_1","volume-title":"T.","author":"Burger D.","year":"1996","unstructured":"Burger , D. , Austin , T. , and Bennet, S. 1996 . Evaluating future microprocessors: The SimpleScalar ToolSet. Tech. rep. CS-TR-1308, Computer Science Department, University of Wisconsin-Madison . Burger, D., Austin, T., and Bennet, S. 1996. Evaluating future microprocessors: The SimpleScalar ToolSet. Tech. rep. CS-TR-1308, Computer Science Department, University of Wisconsin-Madison."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077615"},{"key":"e_1_2_1_5_1","unstructured":"EEMBC. http:\/\/www.eembc.org\/.  EEMBC. http:\/\/www.eembc.org\/."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674311"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266528"},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)","author":"Gordon-Ross A.","key":"e_1_2_1_8_1","unstructured":"Gordon-Ross , A. and Vahid , F . 2002a. Dynamic loop caching metes preloaded loop caching\u2014A hybrid approach . In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02) . Gordon-Ross, A. and Vahid, F. 2002a. Dynamic loop caching metes preloaded loop caching\u2014A hybrid approach. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951728"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366200"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266818"},{"key":"e_1_2_1_15_1","unstructured":"Lee L. H. Moyer W. and Arends J. 1999. Low cost embedded program loop caching -- Revisited. Tech. rep. CSE-TR-411-99 University of Michigan.  Lee L. H. Moyer W. and Arends J. 1999. Low cost embedded program loop caching -- Revisited. Tech. rep. CSE-TR-411-99 University of Michigan."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Montanaro J. and Witek R. 1997. A 160-MHz 32-b 0.5-W CMOS RISC microprocessor. Digital Techn. J.   Montanaro J. and Witek R. 1997. A 160-MHz 32-b 0.5-W CMOS RISC microprocessor. Digital Techn. J.","DOI":"10.1109\/JSSC.1996.542315"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871586"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243854"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture Power Driven Microarchitecture Workshop. 145--150","author":"Scott J.","key":"e_1_2_1_20_1","unstructured":"Scott , J. , Lee , L. , Arends , J. , and Moyer , B . 1998. Designing the low- power M&sim;CORE Architecture . Proceedings of the International Symposium on Computer Architecture Power Driven Microarchitecture Workshop. 145--150 Scott, J., Lee, L., Arends, J., and Moyer, B. 1998. Designing the low- power M&sim;CORE Architecture. Proceedings of the International Symposium on Computer Architecture Power Driven Microarchitecture Workshop. 145--150"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Solid State Circuit Conference.","author":"Segars S.","year":"2001","unstructured":"Segars , S. 2001 . Low power design for microprocessors . In Proceedings of the International Solid State Circuit Conference. Segars, S. 2001. Low power design for microprocessors. In Proceedings of the International Solid State Circuit Conference."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_2_1_23_1","unstructured":"Shivakumar P. and Jouppi N. P. 2001. Cacti3.0: An integrated cache timing and power model. COMPAQ Western Research Lab.  Shivakumar P. and Jouppi N. P. 2001. Cacti3.0: An integrated cache timing and power model. COMPAQ Western Research Lab."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/351403.351408"},{"key":"e_1_2_1_25_1","unstructured":"Villarreal J. Lysecky R. Cotterell S. and Vahid F. 2002. A Study on the loop behavior of embedded programs. Tech. rep. UCR-CSE-01-03 University of California Riverside.  Villarreal J. Lysecky R. Cotterell S. and Vahid F. 2002. A Study on the loop behavior of embedded programs. Tech. rep. UCR-CSE-01-03 University of California Riverside."},{"volume-title":"Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP 03)","author":"Zhang C.","key":"e_1_2_1_26_1","unstructured":"Zhang , C. and Vahid , F . 2003. Cache configuration exploration on prototyping platforms . In Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP 03) . Zhang, C. and Vahid, F. 2003. Cache configuration exploration on prototyping platforms. In Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP 03)."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435251","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435227.2435251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435251"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":27,"journal-issue":{"issue":"1s","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2435227.2435251"],"URL":"https:\/\/doi.org\/10.1145\/2435227.2435251","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2010-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}