{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:32Z","timestamp":1750306892280,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"1s","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>As the number of cores integrated on a single chip continues to increase, communication has the potential to become a severe bottleneck to overall system performance. The presence of thread sharing and the distribution of data across cache banks on the chip can result in longdistance communication. Long-distance communication incurs substantial latency that impacts performance; furthermore, this communication consumes significant dynamic power when packets are switched over many Network-on-Chip (NoC) links and routers. Thread migration can mitigate problems created by long distance communication. This article presents Moths, an efficient runtime algorithm that responds automatically to dynamic NoC traffic patterns, providing beneficial thread migration to decrease overall traffic volume and average packet latency. Moths reduces on-chip network latency by up to 28.4% (18.0% on average) and traffic volume by up to 24.9% (20.6% on average) across a variety of commercial and scientific benchmarks.<\/jats:p>","DOI":"10.1145\/2435227.2435252","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T16:27:31Z","timestamp":1515083251000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Moths"],"prefix":"10.1145","volume":"12","author":[{"given":"Matthew","family":"Misler","sequence":"first","affiliation":[{"name":"University of Toronto"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Canada"}]}],"member":"320","published-online":{"date-parts":[[2013,3,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_2_1_2_1","unstructured":"Amazon. 2009. Amazon relational database service. http:\/\/aws.amazon.com\/rds\/.  Amazon. 2009. Amazon relational database service. http:\/\/aws.amazon.com\/rds\/."},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Baker T. Snyder J. and Whalley D. 1995. Fast context switches: Compiler and architectural support for preemptive scheduling. J. Microprocessors Microsyst. 35--42.  Baker T. Snyder J. and Whalley D. 1995. Fast context switches: Compiler and architectural support for preemptive scheduling. J. Microprocessors Microsyst. 35--42.","DOI":"10.1016\/0141-9331(95)93086-X"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945462"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_18"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131488"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014857"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_2_1_10_1","unstructured":"Dally W. and Towles B. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers.   Dally W. and Towles B. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281703"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362180"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033398"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"volume-title":"Proceedings of the ATEC'96","author":"McVoy L.","key":"e_1_2_1_22_1","unstructured":"McVoy , L. and Staelin , C . 1996. lmbench: portable tools for performance analysis . In Proceedings of the ATEC'96 . McVoy, L. and Staelin, C. 1996. lmbench: portable tools for performance analysis. In Proceedings of the ATEC'96."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106982"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006717"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.91"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876446"},{"volume-title":"Proceedings of HOTOS'07","author":"Rajagopalan M.","key":"e_1_2_1_28_1","unstructured":"Rajagopalan , M. , Lewis , B. T. , and Anderson , T. A . 2007. Thread scheduling for multi-core platforms . In Proceedings of HOTOS'07 . Rajagopalan, M., Lewis, B. T., and Anderson, T. A. 2007. Thread scheduling for multi-core platforms. In Proceedings of HOTOS'07."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782830"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.10.001"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165389.945471"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture.","author":"Wang H.","key":"e_1_2_1_34_1","unstructured":"Wang , H. , Peh , L.-S. , and Malik , S . 2003. Power-driven design of router microarchitectures in on-chip networks . In Proceedings of the International Symposium on Microarchitecture. Wang, H., Peh, L.-S., and Malik, S. 2003. Power-driven design of router microarchitectures in on-chip networks. In Proceedings of the International Symposium on Microarchitecture."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807132"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147001"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435252","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435227.2435252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435252"}},"subtitle":["Mobile threads for on-chip networks"],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":37,"journal-issue":{"issue":"1s","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2435227.2435252"],"URL":"https:\/\/doi.org\/10.1145\/2435227.2435252","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}