{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:13Z","timestamp":1761324133584,"version":"3.41.0"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"1s","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>We present a new heterogeneous multiprocessor (GALS-HMP) for the execution of Globally Asynchronous Locally Synchronous (GALS) programming languages. It specifically targets SystemJ GALS language, which extends Java with asynchronous and synchronous concurrency. A SystemJ program is partitioned by a compiler onto data-driven and control-driven parts, which are then allocated for the execution on traditional and reactive processors, which constitute GALS-HMP. The reactive processor is customized to meet the requirements of the control parts of the SystemJ programs. The prototypes developed on an FPGA show significant improvements in code size and execution speed compared to the case of using just traditional processors.<\/jats:p>","DOI":"10.1145\/2435227.2435254","type":"journal-article","created":{"date-parts":[[2018,1,4]],"date-time":"2018-01-04T16:27:31Z","timestamp":1515083251000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["GALS-HMP"],"prefix":"10.1145","volume":"12","author":[{"given":"Zoran","family":"Salcic","sequence":"first","affiliation":[{"name":"University of Auckland"}]},{"given":"Avinash","family":"Malik","sequence":"additional","affiliation":[{"name":"Trinity College Dublin"}]}],"member":"320","published-online":{"date-parts":[[2013,3,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805826"},{"key":"e_1_2_1_2_1","unstructured":"Berry G. The Esterel v5 Language Primer - Version 5.10 release 2.0.  Berry G. The Esterel v5 Language Primer - Version 5.10 release 2.0."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31984-9_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/158511.158526"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.980257"},{"key":"e_1_2_1_6_1","unstructured":"Edwards S. Last Accesses: 22\/09\/2006. Estbench Esterel Benchmark Suite.  Edwards S. Last Accesses: 22\/09\/2006. Estbench Esterel Benchmark Suite."},{"volume-title":"System Design with SystemC","author":"Grotker T.","key":"e_1_2_1_7_1","unstructured":"Grotker , T. 2002. System Design with SystemC . Kluwer Academic Publishers , Norwell, MA Grotker, T. 2002. System Design with SystemC. Kluwer Academic Publishers, Norwell, MA"},{"key":"e_1_2_1_8_1","unstructured":"Esterel Studio. 2003. Reference Manual Version 5.3.  Esterel Studio. 2003. Reference Manual Version 5.3."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3041403.3041435"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(99)00086-1"},{"volume-title":"Communicating Sequential Processes","author":"Hoare C. A. R.","key":"e_1_2_1_11_1","unstructured":"Hoare , C. A. R. 1985. Communicating Sequential Processes . Prentice Hall . Hoare, C. A. R. 1985. Communicating Sequential Processes. Prentice Hall."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309989"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the Conference on Synchronous Programming (SYNCHRON'04)","author":"Li X.","year":"2005","unstructured":"Li , X. and von Hanxleden, R. 2005. The Kiel Esterel processor - a semi-custom, configurable reactive processor . In Proceedings of the Conference on Synchronous Programming (SYNCHRON'04) http:\/\/drops.dagstuhl.de\/opus\/volltexte\/ 2005 \/159. Li, X. and von Hanxleden, R. 2005. The Kiel Esterel processor - a semi-custom, configurable reactive processor. In Proceedings of the Conference on Synchronous Programming (SYNCHRON'04) http:\/\/drops.dagstuhl.de\/opus\/volltexte\/2005\/159."},{"volume-title":"Proceedings of the 13th IEEE Asia Pacific Computer Systems Architecture Conference. 1--8.","author":"Malik A.","key":"e_1_2_1_14_1","unstructured":"Malik , A. , Salcic , Z. , and Roop , P. S . 2008. An efficient execution platform for GALS language systemj . In Proceedings of the 13th IEEE Asia Pacific Computer Systems Architecture Conference. 1--8. Malik, A., Salcic, Z., and Roop, P. S. 2008. An efficient execution platform for GALS language systemj. In Proceedings of the 13th IEEE Asia Pacific Computer Systems Architecture Conference. 1--8."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529256"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1620405.1620423"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cl.2010.01.001"},{"volume-title":"Proceedings of the International Workshop on Synchronous Languages, Applications, and Programming (SLAP). 912--917","author":"Plummer B.","key":"e_1_2_1_18_1","unstructured":"Plummer , B. , Khajanchi , M. , and Edwards , S. A . 2006. An Esterel virtual machine for embedded systems . In Proceedings of the International Workshop on Synchronous Languages, Applications, and Programming (SLAP). 912--917 . Plummer, B., Khajanchi, M., and Edwards, S. A. 2006. An Esterel virtual machine for embedded systems. In Proceedings of the International Workshop on Synchronous Languages, Applications, and Programming (SLAP). 912--917."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.130"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1474-6670(17)36343-7"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/647929.740057"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120771"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2005.05.001"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167999.1168033"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/610891"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435254","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435227.2435254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435227.2435254"}},"subtitle":["A heterogeneous multiprocessor for embedded applications"],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":25,"journal-issue":{"issue":"1s","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2435227.2435254"],"URL":"https:\/\/doi.org\/10.1145\/2435227.2435254","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2010-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-08-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}