{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:32Z","timestamp":1750306892597,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435272","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"19-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Towards simulator-like observability for FPGAs"],"prefix":"10.1145","author":[{"given":"Eddie","family":"Hung","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"unstructured":"Altera. Quartus II Handbook Version 12.0 Volume 3: Verification. http:\/\/www.altera.com\/literature\/hb\/qts\/qts_qii5v3.pdf June 2012.  Altera. Quartus II Handbook Version 12.0 Volume 3: Verification. http:\/\/www.altera.com\/literature\/hb\/qts\/qts_qii5v3.pdf June 2012.","key":"e_1_3_2_1_1_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2145694.2145720"},{"unstructured":"M. Bourgeault. Altera's Partial Reconfiguration Flow. http:\/\/www.eecg.utoronto.ca\/jayar\/FPGAseminar\/FPGA_Bourgeault_June23_2011.pdf June 2011.  M. Bourgeault. Altera's Partial Reconfiguration Flow. http:\/\/www.eecg.utoronto.ca\/jayar\/FPGAseminar\/FPGA_Bourgeault_June23_2011.pdf June 2011.","key":"e_1_3_2_1_3_1"},{"unstructured":"D. Eppstein. Hopcroft-Karp Bipartite Max-Cardinality Matching and Max Independent Set (Python Recipe). http:\/\/code.activestate.com\/recipes\/123641-hopcroft-karp-bipartite-matching\/ April 2002.  D. Eppstein. Hopcroft-Karp Bipartite Max-Cardinality Matching and Max Independent Set (Python Recipe). http:\/\/code.activestate.com\/recipes\/123641-hopcroft-karp-bipartite-matching\/ April 2002.","key":"e_1_3_2_1_4_1"},{"unstructured":"H. Foster. Challenges of Design and Verification in the SoC Era. http:\/\/testandverification.com\/files\/DVConference2011\/2_Harry_Foster.pdf.  H. Foster. Challenges of Design and Verification in the SoC Era. http:\/\/testandverification.com\/files\/DVConference2011\/2_Harry_Foster.pdf.","key":"e_1_3_2_1_5_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.5555\/1058426.1058867"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/FPL.2011.103"},{"key":"e_1_3_2_1_8_1","first-page":"49","volume-title":"Wilton. Limitations of Incremental Signal-Tracing for FPGA Debug. In FPL 2012, International Conference on Field Programmable Logic and Applications; Oslo","author":"Hung E.","year":"2012"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/FPL.2011.102"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/TCAD.2008.2009158"},{"issue":"8","key":"e_1_3_2_1_11_1","first-page":"1263","article-title":"On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation. Computer-Aided Design of Integrated Circuits and Systems","volume":"31","author":"Liu X.","year":"2012","journal-title":"IEEE Transactions on"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1145\/201310.201328"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2145694.2145738"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ISCAS.2005.1464520"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_16_1","first-page":"83","volume-title":"On the Difficulty of Pin-to-Wire Routing in FPGAs. In FPL 2012, International Conference on Field Programmable Logic and Applications; Oslo","author":"Shah N.","year":"2012"},{"unstructured":"Synopsys. Identify: Simulator-like Visibility into Hardware Debug. http:\/\/www.synopsys.com\/Tools\/Implementation\/FPGAImplementation\/CapsuleModule\/identify_ds.pdf Aug. 2010.  Synopsys. Identify: Simulator-like Visibility into Hardware Debug. http:\/\/www.synopsys.com\/Tools\/Implementation\/FPGAImplementation\/CapsuleModule\/identify_ds.pdf Aug. 2010.","key":"e_1_3_2_1_17_1"},{"unstructured":"S. Teig. Programmable logic devices in 2032? (FPGA2012 Pre-Conference Workshop). http:\/\/tcfpga.org\/fpga2012\/\\allowbreak SteveTeig.pdf February 2012.  S. Teig. Programmable logic devices in 2032? (FPGA2012 Pre-Conference Workshop). http:\/\/tcfpga.org\/fpga2012\/\\allowbreak SteveTeig.pdf February 2012.","key":"e_1_3_2_1_18_1"},{"unstructured":"Tektronix. Certus Debug Suite. http:\/\/www.tek.com\/sites\/\\allowbreak tek.com\/files\/media\/media\/resources\/Certus_Debug_Suite_Datasheet_54W-28%030--1_4.pdf July 2012.  Tektronix. Certus Debug Suite. http:\/\/www.tek.com\/sites\/\\allowbreak tek.com\/files\/media\/media\/resources\/Certus_Debug_Suite_Datasheet_54W-28%030--1_4.pdf July 2012.","key":"e_1_3_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/FPL.2012.6339225"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.5555\/647928.739887"},{"unstructured":"M. Wirthlin B. Nelson B. Hutchings P. Athanas and S. Bohner. FPGA Design Productivity: Existing Limitations and Root Causes. http:\/\/www.chrec.org\/ftsw\/FDP_Session1_Posted.pdf June 2008.  M. Wirthlin B. Nelson B. Hutchings P. Athanas and S. Bohner. FPGA Design Productivity: Existing Limitations and Root Causes. http:\/\/www.chrec.org\/ftsw\/FDP_Session1_Posted.pdf June 2008.","key":"e_1_3_2_1_22_1"},{"unstructured":"Xilinx. Virtex-6 FPGA Memory Resources: User Guide (UG363 v1.6). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug363.pdf April 2011.  Xilinx. Virtex-6 FPGA Memory Resources: User Guide (UG363 v1.6). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug363.pdf April 2011.","key":"e_1_3_2_1_23_1"},{"unstructured":"Xilinx. ChipScope Pro Software and Cores User Guide. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_2\/chipscope_pro_sw_cores_ug029.pdf July 2012.  Xilinx. ChipScope Pro Software and Cores User Guide. http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_2\/chipscope_pro_sw_cores_ug029.pdf July 2012.","key":"e_1_3_2_1_24_1"},{"unstructured":"Xilinx. Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite (WP374 v1.2). http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf May 2012.  Xilinx. Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite (WP374 v1.2). http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf May 2012.","key":"e_1_3_2_1_25_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '13","name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435264.2435272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435272"}},"subtitle":["a virtual overlay network for trace-buffers"],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":25,"alternative-id":["10.1145\/2435264.2435272","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435272","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}