{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T12:43:56Z","timestamp":1752669836334,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435287","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"125-134","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Heracles"],"prefix":"10.1145","author":[{"given":"Michel A.","family":"Kinsy","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Michael","family":"Pellauer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Next generation multipurpose microprocessor","author":"Andersson J.","year":"2010","unstructured":"J. Andersson , J. Gaisler , and R. Weigand . Next generation multipurpose microprocessor . 2010 . J. Andersson, J. Gaisler, and R. Weigand. Next generation multipurpose microprocessor. 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/968879.969210"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999952"},{"key":"e_1_3_2_1_4_1","volume-title":"WARFP-2005: Workshop on Architecture Research using FPGA Platforms","author":"Clack C. R.","year":"2005","unstructured":"C. R. Clack , R. Nathuji , and H.-H. S. Lee . Using an fpga as a prototyping platform for multicore processor applications . In WARFP-2005: Workshop on Architecture Research using FPGA Platforms , Cambridge, MA , USA , feb. 2005 . C. R. Clack, R. Nathuji, and H.-H. S. Lee. Using an fpga as a prototyping platform for multicore processor applications. In WARFP-2005: Workshop on Architecture Research using FPGA Platforms, Cambridge, MA, USA, feb. 2005."},{"key":"e_1_3_2_1_5_1","volume-title":"Morgan Kaufmann","author":"Dally W. J.","year":"2003","unstructured":"W. J. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2003 . W. J. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2003."},{"key":"e_1_3_2_1_6_1","first-page":"140","volume-title":"Very Large Scale Integration, 2006 IFIP International Conference on","author":"P.","year":"2006","unstructured":"P. Del valle, D. Atienza , I. Magan , J. Flores , E. Perez , J. Mendias , L. Benini , and G. Micheli . A complete multi-processor system-on-chip fpga-based emulation framework . In Very Large Scale Integration, 2006 IFIP International Conference on , pages 140 - 145 , oct. 2006 . P. Del valle, D. Atienza, I. Magan, J. Flores, E. Perez, J. Mendias, L. Benini, and G. Micheli. A complete multi-processor system-on-chip fpga-based emulation framework. In Very Large Scale Integration, 2006 IFIP International Conference on, pages 140-145, oct. 2006."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145725"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.70"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/4492.4495"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015540"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380767"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.37"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.191995"},{"key":"e_1_3_2_1_17_1","volume-title":"Morgan Kaufmann","author":"Patterson D.","year":"2005","unstructured":"D. Patterson and J. Hennessy . Computer Organization and Design: The Hardware\/software Interface . Morgan Kaufmann , 2005 . D. Patterson and J. Hennessy. Computer Organization and Design: The Hardware\/software Interface. Morgan Kaufmann, 2005."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014876"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.51"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Electrical Design of Advanced Packaging Systems Symposium, 2009","author":"Yu W.","year":"2009","unstructured":"W. Yu . Gems a high performance em simulation tool . In Electrical Design of Advanced Packaging Systems Symposium, 2009 . (EDAPS 2009 ). IEEE, pages 1 - 4 , dec. 2009. W. Yu. Gems a high performance em simulation tool. In Electrical Design of Advanced Packaging Systems Symposium, 2009. (EDAPS 2009). IEEE, pages 1-4, dec. 2009."}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '13"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435287","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435264.2435287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435287"}},"subtitle":["a tool for fast RTL-based design space exploration of multicore processors"],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":21,"alternative-id":["10.1145\/2435264.2435287","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435287","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}