{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:14:15Z","timestamp":1770282855393,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435293","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"157-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Minimum energy operation for clustered island-style FPGAs"],"prefix":"10.1145","author":[{"given":"Peter","family":"Grossmann","sequence":"first","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Miriam E.","family":"Leeser","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]},{"given":"Marvin","family":"Onabajo","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"32","volume-title":"Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on","author":"Blaauw D.","year":"2006"},{"key":"e_1_3_2_1_2_1","first-page":"2338","article-title":"A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM. Solid-State Circuits","volume":"43","author":"Bo Zhai","year":"2008","journal-title":"IEEE Journal of."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043338"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"},{"key":"e_1_3_2_1_6_1","unstructured":"Grossmann P. et al. Minimum energy analysis and experimental verification of a latch-based subthreshold FPGA. accepted for publication in IEEE Trans. on Circuits and Systems II: Express Briefs.  Grossmann P. et al. Minimum energy analysis and experimental verification of a latch-based subthreshold FPGA. accepted for publication in IEEE Trans. on Circuits and Systems II: Express Briefs."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046220"},{"key":"e_1_3_2_1_9_1","volume-title":"Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on","author":"Lemieux G.","year":"2004"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.854207"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"An Ultra-Low Power ECG Acquisition and Monitoring ASIC System for WBAN Applications. Emerging and Selected Topics in Circuits and Systems","volume":"2","author":"Liu X.","year":"2012","journal-title":"IEEE Journal on."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145710"},{"key":"e_1_3_2_1_14_1","unstructured":"Power Consumption at 40 and 45nm: http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp298.pdf.  Power Consumption at 40 and 45nm: http:\/\/www.xilinx.com\/support\/documentation\/white_papers\/wp298.pdf."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617466"},{"key":"e_1_3_2_1_17_1","unstructured":"Wang A. 2006. Sub-threshold design for ultra low-power systems. Springer.   Wang A. 2006. Sub-threshold design for ultra low-power systems. Springer."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008188"}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '13","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435293","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435264.2435293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435293"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":19,"alternative-id":["10.1145\/2435264.2435293","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435293","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}