{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:20:47Z","timestamp":1767986447222,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435296","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"171-180","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":64,"title":["Elastic CGRAs"],"prefix":"10.1145","author":[{"given":"Yuanjie","family":"Huang","sequence":"first","affiliation":[{"name":"ICT, CAS, Beijing, China"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[{"name":"INRIA, Saclay, France"}]},{"given":"Yunji","family":"Chen","sequence":"additional","affiliation":[{"name":"ICT, CAS, Beijing, China"}]},{"given":"Chengyong","family":"Wu","sequence":"additional","affiliation":[{"name":"ICT, CAS, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Introduction to Achronix FPGA","year":"2008","unstructured":"Achronix. Introduction to Achronix FPGA , 2008 . Achronix. Introduction to Achronix FPGA, 2008."},{"key":"e_1_3_2_1_2_1","volume-title":"White Paper","author":"Ltd ARM","year":"2009","unstructured":"ARM Ltd . The arm cortex-a9 processors . White Paper , 2009 . ARM Ltd. The arm cortex-a9 processors. White Paper, 2009."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630272"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024396"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.60603"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2009.07.027"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"e_1_3_2_1_12_1","volume-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli G. De","year":"1994","unstructured":"G. De Micheli . Synthesis and Optimization of Digital Circuits . McGraw-Hill , New York , 1994 . G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York, 1994."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089565"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"e_1_3_2_1_15_1","volume-title":"EEMBC benchmark suite","author":"Embedded Microprocessor Benchmark Consortium","year":"2009","unstructured":"Embedded Microprocessor Benchmark Consortium . EEMBC benchmark suite , 2009 . Embedded Microprocessor Benchmark Consortium. EEMBC benchmark suite, 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_18_1","volume-title":"San Mateo, Calif","author":"Hennessy J. L.","year":"2012","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach. Morgan Kaufmann , San Mateo, Calif ., fifth edition, 2012 . J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, Calif., fifth edition, 2012."},{"key":"e_1_3_2_1_19_1","volume-title":"Product Brief","author":"Cooperation Intel","year":"2012","unstructured":"Intel Cooperation . Intel atom processor z2460 . Product Brief , 2012 . Intel Cooperation. Intel atom processor z2460. Product Brief, 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/785168.785360"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/785168.785360"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642631"},{"key":"e_1_3_2_1_23_1","first-page":"41","volume-title":"Directional and Single-Driver Wires in FPGA Interconnect. In International Conference on Field-Programmable Technology","author":"Lemieux G.","year":"2004","unstructured":"G. Lemieux , E. Lee , M. Tom , and A. Yu . Directional and Single-Driver Wires in FPGA Interconnect. In International Conference on Field-Programmable Technology , pages 41 -- 48 . IEEE, 2004 . G. Lemieux, E. Lee, M. Tom, and A. Yu. Directional and Single-Driver Wires in FPGA Interconnect. In International Conference on Field-Programmable Technology, pages 41--48. IEEE, 2004."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.959864"},{"key":"e_1_3_2_1_25_1","volume-title":"White Paper","author":"McCloud S.","year":"2004","unstructured":"S. McCloud . Catapult c synthesis-based design flow: Speeding implementation and increasing flexibility . White Paper , Mentor Graphics , 2004 . S. McCloud. Catapult c synthesis-based design flow: Speeding implementation and increasing flexibility. White Paper, Mentor Graphics, 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"e_1_3_2_1_29_1","first-page":"204","volume-title":"International Symposium on Theory of Switching","author":"Muller D. E.","year":"1959","unstructured":"D. E. Muller and W. S. Bartky . A Theory of Asynchronous Circuits . In International Symposium on Theory of Switching , pages 204 -- 243 . Harvard University Press , 1959 . D. E. Muller and W. S. Bartky. A Theory of Asynchronous Circuits. In International Symposium on Theory of Switching, pages 204--243. Harvard University Press, 1959."},{"key":"e_1_3_2_1_30_1","volume-title":"EE Times \"Designing with ARM\" virtual conference","author":"Muller M.","year":"2010","unstructured":"M. Muller . Dark Silicon and the Internet. In EE Times \"Designing with ARM\" virtual conference , 2010 . M. Muller. Dark Silicon and the Internet. In EE Times \"Designing with ARM\" virtual conference, 2010."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"e_1_3_2_1_32_1","volume-title":"Reducing Control Power in CGRAs with Token Flow. In Preceedings of Workshop on Optimizations for DSP and Embedded Systems","author":"Park H.","year":"2009","unstructured":"H. Park , Y. Park , and S. Mahlke . Reducing Control Power in CGRAs with Token Flow. In Preceedings of Workshop on Optimizations for DSP and Embedded Systems , 2009 . H. Park, Y. Park, and S. Mahlke. Reducing Control Power in CGRAs with Token Flow. In Preceedings of Workshop on Optimizations for DSP and Embedded Systems, 2009."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design: a Systems Perspective","author":"Spars\u00f8 J.","year":"2001","unstructured":"J. Spars\u00f8 and S. Furber . Principles of Asynchronous Circuit Design: a Systems Perspective . Kluwer , 2001 . J. Spars\u00f8 and S. Furber. Principles of Asynchronous Circuit Design: a Systems Perspective. Kluwer, 2001."},{"key":"e_1_3_2_1_36_1","volume-title":"Coarse-Grained Reconfigurable Array Architectures. Elements, (1)","author":"Sutter B. D.","year":"2010","unstructured":"B. D. Sutter , P. Raghavan , and A. Lambrechts . Coarse-Grained Reconfigurable Array Architectures. Elements, (1) , 2010 . B. D. Sutter, P. Raghavan, and A. Lambrechts. Coarse-Grained Reconfigurable Array Architectures. Elements, (1), 2010."},{"key":"e_1_3_2_1_37_1","first-page":"291","volume-title":"WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36","author":"Swanson S.","unstructured":"S. Swanson , K. Michelson , A. Schwerin , and M. Oskin . WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36 , pages 291 ---, Washington, DC, USA, 2003. IEEE Computer Society. S. Swanson, K. Michelson, A. Schwerin, and M. Oskin. WaveScalar. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36, pages 291---, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_38_1","series-title":"Systems on Silicon Series","first-page":"209","volume-title":"Customizable Embedded Processors--Design Technologies and Applications","author":"Taylor R.","year":"2006","unstructured":"R. Taylor and D. Stewart . Coprocessor Generation from Executable Code . In P. Ienne and R. Leupers, editors, Customizable Embedded Processors--Design Technologies and Applications , Systems on Silicon Series , chapter 9, pages 209 -- 232 . Morgan Kaufmann , San Mateo , Calif., 2006 . R. Taylor and D. Stewart. Coprocessor Generation from Executable Code. In P. Ienne and R. Leupers, editors, Customizable Embedded Processors--Design Technologies and Applications, Systems on Silicon Series, chapter 9, pages 209--232. Morgan Kaufmann, San Mateo, Calif., 2006."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.37"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001744"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"e_1_3_2_1_43_1","volume-title":"Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Phd. thesis","author":"Wilton S.","year":"1997","unstructured":"S. Wilton . Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Phd. thesis , University of Toronto , 1997 . S. Wilton. Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memory. Phd. thesis, University of Toronto, 1997."}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '13","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435296","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2435264.2435296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435296"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":42,"alternative-id":["10.1145\/2435264.2435296","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435296","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}