{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:32Z","timestamp":1750306892613,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435338","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"275-275","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Automating resource optimisation in reconfigurable design (abstract only)"],"prefix":"10.1145","author":[{"given":"Xinyu","family":"Niu","sequence":"first","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Thomas C.P.","family":"Chau","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Qiwei","family":"Jin","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}]},{"given":"Qiang","family":"Liu","sequence":"additional","affiliation":[{"name":"Tianjin University, Tianjin, China"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508159"},{"key":"e_1_3_2_1_2_1","volume-title":"FPT","author":"Iskander Y.","year":"2010","unstructured":"Y. Iskander partial reconfiguration and high-level models to accelerate FPGA design validation,\" in Proc . FPT , 2010 . Y. Iskander et al., \"Using partial reconfiguration and high-level models to accelerate FPGA design validation,\" in Proc. FPT, 2010."},{"key":"e_1_3_2_1_3_1","volume-title":"DATE","author":"Bruneel K.","year":"2009","unstructured":"K. Bruneel , F. Abouelella , and D. Stroobandt , Automatically mapping applications to a self-reconfiguring platform,\" in Proc . DATE , 2009 . K. Bruneel, F. Abouelella, and D. Stroobandt, Automatically mapping applications to a self-reconfiguring platform,\" in Proc. DATE, 2009."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000832.2000841"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.773795"},{"key":"e_1_3_2_1_7_1","volume-title":"DATE","author":"Kaul M.","year":"1998","unstructured":"M. Kaul and R. Vemuri , \" Optimal temporal partitioning and synthesis for reconfigurable architectures,\" in Proc . DATE , 1998 . M. Kaul and R. Vemuri, \"Optimal temporal partitioning and synthesis for reconfigurable architectures,\" in Proc. DATE, 1998."},{"key":"e_1_3_2_1_8_1","volume-title":"Spatio-temporal partitioning of computational structures onto configurable computing machines,\" in Proc","author":"Hudson R. D.","year":"1998","unstructured":"R. D. Hudson , \" Spatio-temporal partitioning of computational structures onto configurable computing machines,\" in Proc . SPIE , 1998 . R. D. Hudson et al., \"Spatio-temporal partitioning of computational structures onto configurable computing machines,\" in Proc. SPIE, 1998."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049154"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145726"},{"key":"e_1_3_2_1_11_1","volume-title":"Futures and Other Derivatives","author":"Hull J.","year":"2005","unstructured":"J. Hull , Options , Futures and Other Derivatives , 6 th ed. Prentice Hall , 2005 . J. Hull, Options, Futures and Other Derivatives, 6th ed. Prentice Hall, 2005.","edition":"6"},{"key":"e_1_3_2_1_12_1","first-page":"1","article-title":"A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking","author":"Happe M.","year":"2011","unstructured":"M. Happe , E. Lubbers , and M. Platzner , \" A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking ,\" Journal of Real-Time Image Processing , pp. 1 -- 16 , 2011 . M. Happe, E. Lubbers, and M. Platzner, \"A self-adaptive heterogeneous multi-core architecture for embedded real-time video object tracking,\" Journal of Real-Time Image Processing, pp. 1--16, 2011.","journal-title":"Journal of Real-Time Image Processing"},{"key":"e_1_3_2_1_13_1","first-page":"695","volume-title":"ICRA","volume":"1","author":"Montemerlo M.","year":"2002","unstructured":"M. Montemerlo particle filters for simultaneous mobile robot localization and people-tracking,\" in Proc . ICRA , vol. 1 , 2002 , pp. 695 -- 701 . M. Montemerlo et al., \"Conditional particle filters for simultaneous mobile robot localization and people-tracking,\" in Proc. ICRA, vol. 1, 2002, pp. 695--701."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.144"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513905"},{"key":"e_1_3_2_1_16_1","first-page":"1","volume-title":"IPDPS","author":"Phillips E. H.","year":"2010","unstructured":"E. H. Phillips and M. Fatica , \" Implementing the himeno benchmark with CUDA on GPU clusters,\" in Proc . IPDPS , 2010 , pp. 1 -- 10 . E. H. Phillips and M. Fatica, \"Implementing the himeno benchmark with CUDA on GPU clusters,\" in Proc. IPDPS, 2010, pp. 1--10."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063388"}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '13"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435338","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435338"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":17,"alternative-id":["10.1145\/2435264.2435338","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435338","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}