{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:33Z","timestamp":1750306893494,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435345","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"278-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Scalable high-throughput architecture for large balanced tree structures on FPGA (abstract only)"],"prefix":"10.1145","author":[{"given":"Yun","family":"Qu","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]},{"given":"Viktor","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"M. AdelsonVelskii and E. Landis An Algorithm for the Organization of Information 2006. M. AdelsonVelskii and E. Landis An Algorithm for the Organization of Information 2006."},{"key":"e_1_3_2_1_2_1","unstructured":"R. Sedgewick \"Left-Leaning Red-Black Tree \" September 2008. R. Sedgewick \"Left-Leaning Red-Black Tree \" September 2008."},{"key":"e_1_3_2_1_3_1","unstructured":"T. H. Cormen C. Stein R. L. Rivest and C. E. Leiserson Introduction to Algorithms 2nd ed. 2001. T. H. Cormen C. Stein R. L. Rivest and C. E. Leiserson Introduction to Algorithms 2nd ed. 2001."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"M. Fujita and R. Murgai \"Delay Estimation and Optimization of Logic Circuits: a survey \" in Proc. of the ASP-DAC '97 pp. 25 - 30. M. Fujita and R. Murgai \"Delay Estimation and Optimization of Logic Circuits: a survey \" in Proc. of the ASP-DAC '97 pp. 25 - 30.","DOI":"10.1109\/ASPDAC.1997.600053"},{"key":"e_1_3_2_1_5_1","first-page":"11","article-title":"Tree Structured Arithmetic Circuit by using different CMOS Logic Styles","volume":"8","author":"Kowsalya T.","year":"2008","journal-title":"Journal on Prog. Dev., Cir. and Sys., PDCS"},{"key":"e_1_3_2_1_6_1","first-page":"246","volume-title":"Eng. and Tech. (ICCET), 2010 2nd Intl. Conf. on","volume":"4","author":"Jiang J.-F."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450171"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723128"},{"key":"e_1_3_2_1_9_1","unstructured":"H. Le W. Jiang and V. Prasanna \"Scalable High-throughput SRAM-based Architecture for IP-lookup using FPGA \" in FPL '08 pp. 137 - 142. H. Le W. Jiang and V. Prasanna \"Scalable High-throughput SRAM-based Architecture for IP-lookup using FPGA \" in FPL '08 pp. 137 - 142."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.130"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"M. Bando and J. Chao \"Flashtrie: Hash-based Prefix-compressed Trie for IP Route Lookup beyond 100Gbps \" in INFOCOM '10 2010. M. Bando and J. Chao \"Flashtrie: Hash-based Prefix-compressed Trie for IP Route Lookup beyond 100Gbps \" in INFOCOM '10 2010.","DOI":"10.1109\/INFCOM.2010.5462142"},{"key":"e_1_3_2_1_12_1","first-page":"2059","volume-title":"Int Computer Science and Service System (CSSS) Conf","author":"Zhong P.","year":"2011"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"B. Agrawal and T. Sherwood \"Modeling TCAM power for next generation network devices \" in Performance Analysis of Systems and Software 2006 IEEE Intl. Sym. on march 2006 pp. 120 - 129. B. Agrawal and T. Sherwood \"Modeling TCAM power for next generation network devices \" in Performance Analysis of Systems and Software 2006 IEEE Intl. Sym. on march 2006 pp. 120 - 129.","DOI":"10.1109\/ISPASS.2006.1620796"},{"key":"e_1_3_2_1_14_1","unstructured":"D. E. Knuth The art of computer programming volume 3: (2nd ed.) sorting and searching 1998. D. E. Knuth The art of computer programming volume 3: (2nd ed.) sorting and searching 1998."},{"first-page":"242","volume-title":"FPL '09","author":"Parandeh-Afshar H.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.135"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"B. Lampson V. Srinivasan and G. Varghese \"IP Lookups using Multiway and Multicolumn Search \" in INFOCOM '98 May 1998. B. Lampson V. Srinivasan and G. Varghese \"IP Lookups using Multiway and Multicolumn Search \" in INFOCOM '98 May 1998.","DOI":"10.1109\/90.779199"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2003.09.004"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.104"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043236"},{"key":"e_1_3_2_1_21_1","unstructured":"Virtex-6 FPGA Family \" http:\/\/www.xilinx.com\/products\/virtex6. Virtex-6 FPGA Family \" http:\/\/www.xilinx.com\/products\/virtex6."},{"volume-title":"5th Workshop on Modeling, Benchmarking and Simulation","year":"2009","author":"Yuan G.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"e_1_3_2_1_24_1","unstructured":"DDR3 SDRAM MT41J128M16 - 16 Meg x 16 x 8 Banks \" http:\/\/www.micron.com\/products\/dram\/ddr3-sdram Micron Technology Inc. 2006. DDR3 SDRAM MT41J128M16 - 16 Meg x 16 x 8 Banks \" http:\/\/www.micron.com\/products\/dram\/ddr3-sdram Micron Technology Inc. 2006."},{"key":"e_1_3_2_1_25_1","unstructured":"DDR3 SDRAM System-Power Calculator \" http:\/\/www.micron.com\/products\/support\/power-calc. DDR3 SDRAM System-Power Calculator \" http:\/\/www.micron.com\/products\/support\/power-calc."},{"key":"e_1_3_2_1_26_1","unstructured":"20Mbit QUAD-Search Content Addressable Memory \" http:\/\/am.renesas.com\/products\/memory\/TCAM. 20Mbit QUAD-Search Content Addressable Memory \" http:\/\/am.renesas.com\/products\/memory\/TCAM."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2006.880171"},{"issue":"99","key":"e_1_3_2_1_28_1","first-page":"1","article-title":"Architecture and Design Flow for a Highly Efficient Structured ASIC","author":"Ho M.-H.","year":"2012","journal-title":"VLSI Systems, IEEE Transactions on"}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '13"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435345","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435345"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":28,"alternative-id":["10.1145\/2435264.2435345","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435345","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}