{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:33Z","timestamp":1750306893282,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T00:00:00Z","timestamp":1360540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,11]]},"DOI":"10.1145\/2435264.2435346","type":"proceedings-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T14:15:17Z","timestamp":1360678517000},"page":"278-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Co-simulation framework of SystemC SoC virtual prototype and custom logic (abstract only)"],"prefix":"10.1145","author":[{"given":"Nick","family":"Ni","sequence":"first","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]},{"given":"Yi","family":"Peng","sequence":"additional","affiliation":[{"name":"Altera Corporation, San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,2,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_2_1","unstructured":"D. Vahia P. Hartke. OpenSPARC T1 on Xilinx FPGAs - Updates. Given on 6\/14\/2007 at RAMP Retreat June 2007.  D. Vahia P. Hartke. OpenSPARC T1 on Xilinx FPGAs - Updates. Given on 6\/14\/2007 at RAMP Retreat June 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344684"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331723"},{"key":"e_1_3_2_1_7_1","unstructured":"Accellera Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual V Version 2.0 Release 2007.  Accellera Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual V Version 2.0 Release 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"W.M. Young C.H. Huang A.P. Su C.P. Jou and F.L. Hsueh. A practice of ESL verification methodology from SystemC to FPGA - using EPC Class-1 Generation-2 RFID tag design as an example \" Design Automation Conference (ASP-DAC) pp.821--824 18--21 Jan. 2010   W.M. Young C.H. Huang A.P. Su C.P. Jou and F.L. Hsueh. A practice of ESL verification methodology from SystemC to FPGA - using EPC Class-1 Generation-2 RFID tag design as an example \" Design Automation Conference (ASP-DAC) pp.821--824 18--21 Jan. 2010","DOI":"10.1109\/ASPDAC.2010.5419778"},{"key":"e_1_3_2_1_9_1","first-page":"297","volume-title":"Design Automation Conference (ASP-DAC)","author":"Huang C.Y.","year":"2011"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746381"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_12_1","first-page":"41","volume-title":"2005 USENIX Annual Technical Conference","author":"Bellard F.","year":"2005"},{"volume-title":"EETimes","year":"2010","author":"Avinun R.","key":"e_1_3_2_1_13_1"},{"volume-title":"Automation and Test in Europe Conference and Exhibition","year":"2003","author":"Bombana M.","key":"e_1_3_2_1_14_1"},{"volume-title":"DATE '03","year":"2003","author":"Sayita A.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","unstructured":"Synopsys VCS http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/vcs.aspx  Synopsys VCS http:\/\/www.synopsys.com\/tools\/verification\/functionalverification\/pages\/vcs.aspx"},{"key":"e_1_3_2_1_17_1","unstructured":"Mentor Graphics Corp. ModelSim http:\/\/model.com\/  Mentor Graphics Corp. ModelSim http:\/\/model.com\/"},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx RTL Co-simulation http:\/\/www.xilinx.com\/products\/silicon-devices\/epp\/zynq-7000\/developer-tools\/co-simulate-debug\/index.htm  Xilinx RTL Co-simulation http:\/\/www.xilinx.com\/products\/silicon-devices\/epp\/zynq-7000\/developer-tools\/co-simulate-debug\/index.htm"},{"key":"e_1_3_2_1_19_1","unstructured":"Altera SoC FPGA Virtual Target http:\/\/www.altera.com\/devices\/processor\/arm\/cortex-a9\/virtual-target\/proc-a9-virtual-target.html  Altera SoC FPGA Virtual Target http:\/\/www.altera.com\/devices\/processor\/arm\/cortex-a9\/virtual-target\/proc-a9-virtual-target.html"},{"key":"e_1_3_2_1_20_1","unstructured":"Altera SoC FPGA Family http:\/\/www.altera.com\/devices\/processor\/soc-fpga\/proc-soc-fpga.htm  Altera SoC FPGA Family http:\/\/www.altera.com\/devices\/processor\/soc-fpga\/proc-soc-fpga.htm"}],"event":{"name":"FPGA '13: The 2013 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '13"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435346","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:56Z","timestamp":1750234736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2435264.2435346"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,11]]},"references-count":20,"alternative-id":["10.1145\/2435264.2435346","10.1145\/2435264"],"URL":"https:\/\/doi.org\/10.1145\/2435264.2435346","relation":{},"subject":[],"published":{"date-parts":[[2013,2,11]]},"assertion":[{"value":"2013-02-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}