{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T01:50:15Z","timestamp":1791251415193,"version":"4.1.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T00:00:00Z","timestamp":1359676800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Queue"],"published-print":{"date-parts":[[2013,2]]},"abstract":"<jats:p>When looking at how hardware influences computing performance, we have GPPs (general-purpose processors) on one end of the spectrum and ASICs (application-specific integrated circuits) on the other. Processors are highly programmable but often inefficient in terms of power and performance. ASICs implement a dedicated and fixed function and provide the best power and performance characteristics, but any functional change requires a complete (and extremely expensive) re-spinning of the circuits.<\/jats:p>","DOI":"10.1145\/2436696.2443836","type":"journal-article","created":{"date-parts":[[2020,9,3]],"date-time":"2020-09-03T04:11:01Z","timestamp":1599106261000},"page":"40-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["FPGA Programming for the Masses"],"prefix":"10.1145","volume":"11","author":[{"given":"David","family":"Bacon","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodric","family":"Rabbah","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sunil","family":"Shukla","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,2,22]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228411"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869459.1869469"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL): 531-534","author":"Aydonat U.","year":"2012","unstructured":"Aydonat , U. , Denisenko , D. , Freeman , J. , Kinsner , M. , Neto , D. , Wong , J. , Yiannacouras , P. , Singh , D. P. 2012 . From OpenCL to high-performance hardware on FPGAs . In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL): 531-534 . Aydonat, U., Denisenko, D., Freeman, J., Kinsner, M., Neto, D., Wong, J., Yiannacouras, P., Singh, D. P. 2012. From OpenCL to high-performance hardware on FPGAs. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL): 531-534."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/540159"},{"key":"e_1_2_1_7_1","volume-title":"Compilation techniques for reconfigurable architectures","author":"Cardoso J.","unstructured":"Cardoso , J. , Diniz , P. 2009. Compilation techniques for reconfigurable architectures . Springer . Cardoso, J., Diniz, P. 2009. Compilation techniques for reconfigurable architectures. Springer."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1457713"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCS.2006.1700040"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254066"},{"key":"e_1_2_1_11_1","volume-title":"IEEE\/ACM International Workshop on Logic&Synthesis (IWLS): 401-406","author":"Edwards S.A.","year":"2002","unstructured":"Edwards , S.A. 2002 . High-level synthesis from the synchronous language Esterel . In IEEE\/ACM International Workshop on Logic&Synthesis (IWLS): 401-406 . Edwards, S.A. 2002. High-level synthesis from the synchronous language Esterel. In IEEE\/ACM International Workshop on Logic&Synthesis (IWLS): 401-406."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2010.5558627"},{"key":"e_1_2_1_13_1","first-page":"223","article-title":"OpenCL-based design methodology for application-specific processors","author":"Jaaskelainen P. O.","year":"2010","unstructured":"Jaaskelainen , P. O. , de La Lama , C. S. , Huerta , P. , Takala , J. H. 2010 . OpenCL-based design methodology for application-specific processors . In Embedded Computer Systems (SAMOS) : 223 - 230 . Jaaskelainen, P. O., de La Lama, C. S., Huerta, P., Takala, J. H. 2010. OpenCL-based design methodology for application-specific processors. In Embedded Computer Systems (SAMOS): 223-230.","journal-title":"Embedded Computer Systems (SAMOS)"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016036.2020861"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"key":"e_1_2_1_16_1","first-page":"35","article-title":"FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs","author":"Papakonstantinou A.","year":"2009","unstructured":"Papakonstantinou , A. , Karthik , G. , Stratton , J. A. , Chen , D. , Cong , J. , Hwu , W.-M. W. 2009 . FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs . In Application Specific Processors (SASP) : 35 - 42 . Papakonstantinou, A., Karthik, G., Stratton, J. A., Chen, D., Cong, J., Hwu, W.-M. W. 2009. FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs. In Application Specific Processors (SASP): 35-42.","journal-title":"Application Specific Processors (SASP)"},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Sharma S. Chen W. 2009. Using model-based design to accelerate FPGA development for automotive applications. The MathWorks.  Sharma S. Chen W. 2009. Using model-based design to accelerate FPGA development for automotive applications. The MathWorks.","DOI":"10.4271\/2009-01-0519"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508139"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"}],"container-title":["Queue"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2436696.2443836","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2436696.2443836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:29Z","timestamp":1750235729000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2436696.2443836"}},"subtitle":["The programmability of FPGAs must improve if they are to be part of mainstream computing."],"short-title":[],"issued":{"date-parts":[[2013,2]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,2]]}},"alternative-id":["10.1145\/2436696.2443836"],"URL":"https:\/\/doi.org\/10.1145\/2436696.2443836","relation":{},"ISSN":["1542-7730","1542-7749"],"issn-type":[{"value":"1542-7730","type":"print"},{"value":"1542-7749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2]]},"assertion":[{"value":"2013-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}