{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:03Z","timestamp":1750306923913,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>Multicore System-on-Chip (SoC) implementations of embedded systems are becoming very popular. In these systems it is possible to spread out computations over many cores. On one hand this leads to better energy efficiency if clock frequencies and core voltages are reduced. On the other hand this delivers very high performance to the software developer and thus enables complex software systems to be implemented. Unfortunately, debugging and validation of these systems becomes extremely difficult. Various technological approaches try to solve this dilemma. In this contribution we will show a new approach to observe multi-core SoCs and make their internal operations visible to external analysis tools. Also, we show that runtime verification can be employed to analyze and validate these internal operations while the system operates in its normal environment. The combination of these two approaches delivers unprecedented options to the developer to understand and verify system behavior even in complex multicore SoCs.<\/jats:p>","DOI":"10.1145\/2442087.2442089","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Runtime verification for multicore SoC with high-quality trace data"],"prefix":"10.1145","volume":"18","author":[{"given":"Rico","family":"Backasch","sequence":"first","affiliation":[{"name":"Dresden University of Technology"}]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Darmstadt"}]},{"given":"Alexander","family":"Weiss","sequence":"additional","affiliation":[{"name":"Accemic"}]},{"given":"Martin","family":"Leucker","sequence":"additional","affiliation":[{"name":"Institute for Software Engineering and Programming Languages University of L\u00fcbeck"}]},{"given":"Richard","family":"Lasslop","sequence":"additional","affiliation":[{"name":"Steinbichler Optotechnik GmbH"}]}],"member":"320","published-online":{"date-parts":[[2013,4,11]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM. 2012. Coresight. http:\/\/www.arm.com\/products\/system-ip\/coresight\/index.php.  ARM. 2012. Coresight. http:\/\/www.arm.com\/products\/system-ip\/coresight\/index.php."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the International Symposium on Formal Methods. Lecture Notes in Computer Science","volume":"6664","author":"Barringer H.","unstructured":"Barringer , H. and Havelund , K . 2011. TraceContract: A Scala DSL for trace analysis . In Proceedings of the International Symposium on Formal Methods. Lecture Notes in Computer Science , vol. 6664 , Springer. Barringer, H. and Havelund, K. 2011. TraceContract: A Scala DSL for trace analysis. In Proceedings of the International Symposium on Formal Methods. Lecture Notes in Computer Science, vol. 6664, Springer."},{"key":"e_1_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Bauer A.\n     and \n      Leucker M\n  . \n  2011\n  . The theory and practice of salt. In Proceedings of the International Symposium on Formal Methods. M. G. Bobaru K. Havelund G. J. Holzmann and R. Joshi Eds. Lecture Notes in Computer Science vol. \n  6617 Springer 13--40.   Bauer A. and Leucker M. 2011. The theory and practice of salt. In Proceedings of the International Symposium on Formal Methods. M. G. Bobaru K. Havelund G. J. Holzmann and R. Joshi Eds. Lecture Notes in Computer Science vol. 6617 Springer 13--40.","DOI":"10.1007\/978-3-642-20398-5_3"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000799.2000800"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/11901433_41"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_2_1_7_1","volume-title":"Eds","author":"Broy M.","year":"2005","unstructured":"Broy , M. , Jonsson , B. , Katoen , J.-P. , Leucker , M. , and Pretschner , A. , Eds . 2005 . Model-based Testing of Reactive Systems. Lecture Notes in Computer Science, vol. 3472 , Springer . Broy, M., Jonsson, B., Katoen, J.-P., Leucker, M., and Pretschner, A., Eds. 2005. Model-based Testing of Reactive Systems. Lecture Notes in Computer Science, vol. 3472, Springer."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31980-1_36"},{"key":"e_1_2_1_9_1","unstructured":"Chipestimate. 2012. Chipestimate.com chip planning & ip portal. http:\/\/www.chipestimate.com.  Chipestimate. 2012. Chipestimate.com chip planning & ip portal. http:\/\/www.chipestimate.com."},{"key":"e_1_2_1_10_1","unstructured":"Clarke E. M. Grumberg O. and Peled D. A. 1999. Model Checking. The MIT Press Cambridge MA.   Clarke E. M. Grumberg O. and Peled D. A. 1999. Model Checking. The MIT Press Cambridge MA."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302672"},{"key":"e_1_2_1_13_1","unstructured":"Gaisler. 2012. Leon3 processor. http:\/\/www.gaisler.com\/cms\/index.php&quest;task=view&id=13&Itemid=53.  Gaisler. 2012. Leon3 processor. http:\/\/www.gaisler.com\/cms\/index.php&quest;task=view&id=13&Itemid=53."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302494.1302785"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. K. Bertels, W. A. Najjar, A. J. van Genderen, and S. Vassiliadis, Eds., IEEE, 761--764","author":"Hempel G.","key":"e_1_2_1_15_1","unstructured":"Hempel , G. and Hochberger , C . 2007b. A resource optimized soc kit for fpgas . In Proceedings of the International Conference on Field Programmable Logic and Applications. K. Bertels, W. A. Najjar, A. J. van Genderen, and S. Vassiliadis, Eds., IEEE, 761--764 . Hempel, G. and Hochberger, C. 2007b. A resource optimized soc kit for fpgas. In Proceedings of the International Conference on Field Programmable Logic and Applications. K. Bertels, W. A. Najjar, A. J. van Genderen, and S. Vassiliadis, Eds., IEEE, 761--764."},{"volume-title":"Proceedings of the IEEE International Conference on Computer Design. 356--362","author":"Hochberger C.","key":"e_1_2_1_16_1","unstructured":"Hochberger , C. and Weiss , A . 2008a. Acquiring an exhaustive, continuous and real-time trace from socs . In Proceedings of the IEEE International Conference on Computer Design. 356--362 . Hochberger, C. and Weiss, A. 2008a. Acquiring an exhaustive, continuous and real-time trace from socs. In Proceedings of the IEEE International Conference on Computer Design. 356--362."},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications. 551--554","author":"Hochberger C.","key":"e_1_2_1_17_1","unstructured":"Hochberger , C. and Weiss , A . 2008b. A new methodology for debugging and validation of soft cores . In Proceedings of the International Conference on Field Programmable Logic and Applications. 551--554 . Hochberger, C. and Weiss, A. 2008b. A new methodology for debugging and validation of soft cores. In Proceedings of the International Conference on Field Programmable Logic and Applications. 551--554."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337223.2337436"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jlap.2008.08.004"},{"key":"e_1_2_1_20_1","unstructured":"Leucker M. Zhao C. Zheng B. and Dong W. 2010. Runtime verification for ltl schemas. In Harnessing Theories for Tool Support in Software M. Zhang and V. Stolz Eds. The United Nations University 76--90.  Leucker M. Zhao C. Zheng B. and Dong W. 2010. Runtime verification for ltl schemas. In Harnessing Theories for Tool Support in Software M. Zhang and V. Stolz Eds. The United Nations University 76--90."},{"key":"e_1_2_1_21_1","unstructured":"LTL3 - Sourceforge.net 2012. Ltl3 tools. http:\/\/ltl3tools.sourceforge.net\/.  LTL3 - Sourceforge.net 2012. Ltl3 tools. http:\/\/ltl3tools.sourceforge.net\/."},{"volume-title":"On-Chip Instrumentation: Design and Debug for Systems on Chip","author":"Stollon N.","key":"e_1_2_1_22_1","unstructured":"Stollon , N. 2011. On-Chip Instrumentation: Design and Debug for Systems on Chip . Springer . Stollon, N. 2011. On-Chip Instrumentation: Design and Debug for Systems on Chip. Springer."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2008.14"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442087.2442089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:25Z","timestamp":1750235725000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2442087.2442089"],"URL":"https:\/\/doi.org\/10.1145\/2442087.2442089","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2011-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}