{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:04Z","timestamp":1750306924285,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"IDEC, the Center for Integrated Smart Sensors"},{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004084","name":"Korea Science and Engineering Foundation","doi-asserted-by":"publisher","award":["2012-0000470"],"award-info":[{"award-number":["2012-0000470"]}],"id":[{"id":"10.13039\/501100004084","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","award":["0421-2012-0047","2012-0000470","2010-0024529"],"award-info":[{"award-number":["0421-2012-0047","2012-0000470","2010-0024529"]}],"id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>\n            VLIW (very long instruction word) architectures have proven to be useful for embedded applications with abundant instruction level parallelism. But due to the long instruction bus width it often consumes more power and memory space than necessary. One way to lessen this problem is to adopt a\n            <jats:italic>reduced bit-width<\/jats:italic>\n            instruction set architecture (ISA) that has a narrower instruction word length. This facilitates a more efficient hardware implementation in terms of area and power by decreasing bus-bandwidth requirements and the power dissipation associated with instruction fetches. In practice, however, it is impossible to convert a given ISA fully into an equivalent reduced bit-width one because the narrow instruction word, due to bit-width restrictions, can encode only a small subset of normal instructions in the original ISA. Consequently, existing processors provide narrow instructions in very limited cases along with severe restrictions on register accessibility. The objective of this work is to explore the possibility of complete conversion, as a case study, of an existing 32-bit VLIW ISA into a 16-bit one that supports effectively all 32-bit instructions. To this objective, we attempt to circumvent the bit-width restrictions by dynamically extending the effective instruction word length of the converted 16-bit operations. Further, we will show that our proposed ISA conversion can create a synergy effect with a VLES (variable length execution set) architecture that is adopted in most recent VLIW processors. According to our experiment, the code size becomes significantly smaller after the conversion to 16-bit VLIW code. Also at a slight run time cost, the machine with the 16-bit ISA consumes much less energy than the original machine.\n          <\/jats:p>","DOI":"10.1145\/2442087.2442096","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Reducing instruction bit-width for low-power VLIW architectures"],"prefix":"10.1145","volume":"18","author":[{"given":"Jongwon","family":"Lee","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Korea"}]},{"given":"Jonghee M.","family":"Youn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}]},{"given":"Doosan","family":"Cho","sequence":"additional","affiliation":[{"name":"Sunchon National University, Korea"}]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}]}],"member":"320","published-online":{"date-parts":[[2013,4,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00904-4_9"},{"key":"e_1_2_1_2_1","unstructured":"Berkely Design Technology Inc. 2003. DSP benchmark results for the latest VLIW-based processors. Berkely Design Technology Inc. Oakland CA.  Berkely Design Technology Inc. 2003. DSP benchmark results for the latest VLIW-based processors. Berkely Design Technology Inc. Oakland CA."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.16"},{"volume-title":"Proceedings of the 29th Annual ACM\/IEEE International Symposium on Microarchitecture. IEEE, 201--211","author":"Conte T. M.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","unstructured":"De Araujo G. C. S. 1997. Code generation algorithms for digital signal processors. Ph.D. thesis Princeton University.   De Araujo G. C. S. 1997. Code generation algorithms for digital signal processors. Ph.D. thesis Princeton University."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"e_1_2_1_7_1","unstructured":"Freescale Semiconductor Inc. 2005. SC140 DSP Core Reference Manual.  Freescale Semiconductor Inc. 2005. SC140 DSP Core Reference Manual."},{"volume-title":"Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 141","author":"Gurumurthi S.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233748.1233759"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.32"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/508791.508967"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513840"},{"volume-title":"Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture. IEEE, 194--203","author":"Lefurgy C.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403559"},{"volume-title":"Proceedings of the 25th Annual International Symposium on Microarchitecture. 45--54","author":"Mahlke S. A.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","unstructured":"McMahon F. H. 1986. The Livermore Fortran kernels: A computer test of the numerical performance range. Tech. rep. UCRL-53745 Lawrence Livermore National Laboratory.  McMahon F. H. 1986. The Livermore Fortran kernels: A computer test of the numerical performance range. Tech. rep. UCRL-53745 Lawrence Livermore National Laboratory."},{"key":"e_1_2_1_18_1","unstructured":"MIPS Technology Inc. 2001. MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture.  MIPS Technology Inc. 2001. MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture."},{"key":"e_1_2_1_19_1","unstructured":"Muralimanohar N. Balasubramonian R. and Jouppi N. P. 2009. Cacti 6.0: A tool to model large caches. Tech. rep. HPL-2009-85 HP Laboratories.  Muralimanohar N. Balasubramonian R. and Jouppi N. P. 2009. Cacti 6.0: A tool to model large caches. Tech. rep. HPL-2009-85 HP Laboratories."},{"key":"e_1_2_1_20_1","unstructured":"Patterson D. and Hennessy J. 2005. Computer Organization and Design: The Hardware\/Software Interface. Morgan Kaufmann Publishers.   Patterson D. and Hennessy J. 2005. Computer Organization and Design: The Hardware\/Software Interface. Morgan Kaufmann Publishers."},{"key":"e_1_2_1_21_1","unstructured":"Seal D. 2001. ARM Architecture Reference Manual 2nd Ed. Addison-Wesley.   Seal D. 2001. ARM Architecture Reference Manual 2nd Ed. Addison-Wesley."},{"key":"e_1_2_1_22_1","unstructured":"SGS-Thomson Microelectronics 1995. D950-CORE specification.  SGS-Thomson Microelectronics 1995. D950-CORE specification."},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 475--477","author":"Shrivastava A.","key":"e_1_2_1_23_1"},{"volume-title":"Proceedings of the International Conference on Signal Processing Applications and Technology. 499--504","author":"Sucher R.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.865863"},{"key":"e_1_2_1_26_1","unstructured":"Synopsys Inc. 2001. Design Compiler Reference Manual. Synopsys Inc. Mountain View CA.  Synopsys Inc. 2001. Design Compiler Reference Manual. Synopsys Inc. Mountain View CA."},{"key":"e_1_2_1_27_1","unstructured":"Tensilica Inc. Xtensa architecture white paper. Tensilica Inc Santa Clara CA. http:\/\/www.tensilica.com\/products\/literature-docs\/white-papers\/xtensa-architecture\/.  Tensilica Inc. Xtensa architecture white paper. Tensilica Inc Santa Clara CA. http:\/\/www.tensilica.com\/products\/literature-docs\/white-papers\/xtensa-architecture\/."},{"key":"e_1_2_1_28_1","unstructured":"Texas Instruments Inc. 2010. TMS320C64x\/C64x&plus; DSP CPU and Instruction Set Reference Guide. Texas Instruments Inc. Dallas TX.  Texas Instruments Inc. 2010. TMS320C64x\/C64x&plus; DSP CPU and Instruction Set Reference Guide. Texas Instruments Inc. Dallas TX."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"volume-title":"Proceedings of the International Conference on Signal Processing Applications and Technology.","author":"Uzivojnovic V.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876105"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442096","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442087.2442096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:25Z","timestamp":1750235725000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":31,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2442087.2442096"],"URL":"https:\/\/doi.org\/10.1145\/2442087.2442096","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2012-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}