{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:44:00Z","timestamp":1758127440502,"version":"3.41.0"},"reference-count":157,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T00:00:00Z","timestamp":1362096000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1053838"],"award-info":[{"award-number":["CCF-1053838"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,3]]},"abstract":"<jats:p>High-performance clock distribution has been a challenge for nearly three decades. During this time, clock synthesis tools and algorithms have strove to address a myriad of important issues helping designers to create faster, more reliable, and more power efficient chips. This work provides a complete discussion of the high-performance ASIC clock distribution using information gathered from both leading industrial clock designers and previous research publications. While many techniques are only briefly explained, the references summarize the most influential papers on a variety of topics for more in-depth investigation. This article also provides a thorough discussion of current issues in clock synthesis and concludes with insight into future research and design challenges for the community at large.<\/jats:p>","DOI":"10.1145\/2442087.2442102","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Revisiting automated physical synthesis of high-performance clock networks"],"prefix":"10.1145","volume":"18","author":[{"given":"Matthew R.","family":"Guthaus","sequence":"first","affiliation":[{"name":"University of California, Santa Cruz"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gustavo","family":"Wilke","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,4,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785487"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.816217"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847944"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 408--415","author":"Alpert C.","key":"e_1_2_1_4_1","unstructured":"Alpert , C. , Kahng , A. B. , Liu , B. , Mandoiu , I. , and Zelikovsky , A . 2001. Minimum-buffered routing of non-critical nets for slew rate and reliability control . In Proceedings of the International Conference on Computer-Aided Design. 408--415 . Alpert, C., Kahng, A. B., Liu, B., Mandoiu, I., and Zelikovsky, A. 2001. Minimum-buffered routing of non-critical nets for slew rate and reliability control. In Proceedings of the International Conference on Computer-Aided Design. 408--415."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"volume-title":"Proceedings of the International Conference on Computer Design. 118--122","author":"Bakoglu H.","key":"e_1_2_1_6_1","unstructured":"Bakoglu , H. , Walker , J. , and Meindl , J . 1986. A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits . In Proceedings of the International Conference on Computer Design. 118--122 . Bakoglu, H., Walker, J., and Meindl, J. 1986. A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ULSI and WSI circuits. In Proceedings of the International Conference on Computer Design. 118--122."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837350"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.475708"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"volume-title":"Proceedings of the ASIC Conference. 1--5.","author":"Boese K.","key":"e_1_2_1_10_1","unstructured":"Boese , K. and Kahng , A . 1992. Zero-skew clock routing trees with minimum wire length . In Proceedings of the ASIC Conference. 1--5. Boese, K. and Kahng, A. 1992. Zero-skew clock routing trees with minimum wire length. In Proceedings of the ASIC Conference. 1--5."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165612"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 296--299","author":"Chakraborty A.","key":"e_1_2_1_13_1","unstructured":"Chakraborty , A. , Ganesan , G. , Rajaram , A. , and Pan , D. Z . 2009. Analysis and optimization of NBTI induced clock skew in gated clock trees . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 296--299 . Chakraborty, A., Ganesan, G., Rajaram, A., and Pan, D. Z. 2009. Analysis and optimization of NBTI induced clock skew in gated clock trees. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 296--299."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735056"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 832--837","author":"Chakraborty A.","key":"e_1_2_1_15_1","unstructured":"Chakraborty , A. , Sithambaram , P. , Duraisami , K. , Macii , A. , Macii , E. , and Poncino , M . 2006b. Thermal resilient bounded-skew clock tree optimization methodology . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 832--837 . Chakraborty, A., Sithambaram, P., Duraisami, K., Macii, A., Macii, E., and Poncino, M. 2006b. Thermal resilient bounded-skew clock tree optimization methodology. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 832--837."},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design.","author":"Chan D.","key":"e_1_2_1_16_1","unstructured":"Chan , D. and Guthaus , M. R . 2010. Analysis of power supply induced jitter in actively de-skewed multicore systems . In Proceedings of the International Symposium on Quality Electronic Design. Chan, D. and Guthaus, M. R. 2010. Analysis of power supply induced jitter in actively de-skewed multicore systems. In Proceedings of the International Symposium on Quality Electronic Design."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 342--343","author":"Chan S.","key":"e_1_2_1_17_1","unstructured":"Chan , S. , Restle , P. , Shepard , K. , James , N. , and Franch , R . 2004. A 4.6GHz resonant global clock distribution network . In Proceedings of the International Solid-State Circuits Conference. 342--343 . Chan, S., Restle, P., Shepard, K., James, N., and Franch, R. 2004. A 4.6GHz resonant global clock distribution network. In Proceedings of the International Solid-State Circuits Conference. 342--343."},{"volume-title":"Proceedings of the International Conference on Computer Design.","author":"Chan S. C.","key":"e_1_2_1_18_1","unstructured":"Chan , S. C. , Shepard , K. L. , and Restle , P. J . 2003. Design of resonant global clock distributions . In Proceedings of the International Conference on Computer Design. Chan, S. C., Shepard, K. L., and Restle, P. J. 2003. Design of resonant global clock distributions. In Proceedings of the International Conference on Computer Design."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391653"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 621--625","author":"Chang H.","key":"e_1_2_1_20_1","unstructured":"Chang , H. and Sapatnekar , S . 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal . In Proceedings of the International Conference on Computer-Aided Design. 621--625 . Chang, H. and Sapatnekar, S. 2003. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Proceedings of the International Conference on Computer-Aided Design. 621--625."},{"volume-title":"Proceedings of the Design Automation Conference. 518--523","author":"Chao T.-H.","key":"e_1_2_1_21_1","unstructured":"Chao , T.-H. , Hsu , Y.-C. , and Ho , J . 1992. Zero skew clock net routing . In Proceedings of the Design Automation Conference. 518--523 . Chao, T.-H., Hsu, Y.-C., and Ho, J. 1992. Zero skew clock net routing. In Proceedings of the Design Automation Conference. 518--523."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297686"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240611"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 230--236","author":"Chen Y.","key":"e_1_2_1_24_1","unstructured":"Chen , Y. and Wong , D . 1996. An algorithm for zero-skew clock tree routing with buffer insertion . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 230--236 . Chen, Y. and Wong, D. 1996. An algorithm for zero-skew clock tree routing with buffer insertion. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 230--236."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837297"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.280806"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165019"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 582--587","author":"Cho M.","key":"e_1_2_1_28_1","unstructured":"Cho , M. , Ahmedtt , S. , and Pan , D . 2005. TACO: temperature aware clock-tree optimization . In Proceedings of the International Conference on Computer-Aided Design. 582--587 . Cho, M., Ahmedtt, S., and Pan, D. 2005. TACO: temperature aware clock-tree optimization. In Proceedings of the International Conference on Computer-Aided Design. 582--587."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 438--443","author":"Cho M.","key":"e_1_2_1_29_1","unstructured":"Cho , M. , Pan , D. , and Puri , R . 2010. Novel binary linear programming for high performance clock mesh synthesis . In Proceedings of the International Conference on Computer-Aided Design. 438--443 . Cho, M., Pan, D., and Puri, R. 2010. Novel binary linear programming for high performance clock mesh synthesis. In Proceedings of the International Conference on Computer-Aided Design. 438--443."},{"key":"e_1_2_1_30_1","unstructured":"Chu C. and Pan M. 2008. Handbook of Algorithms for Physical Design Automation. CRC Press Chapter 42 and 43.  Chu C. and Pan M. 2008. Handbook of Algorithms for Physical Design Automation. CRC Press Chapter 42 and 43."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 280--283","author":"Chung J.","key":"e_1_2_1_31_1","unstructured":"Chung , J. and Cheng , C . -K. 1994. Skew sensitivity minimization of buffered clock tree . In Proceedings of the International Conference on Computer-Aided Design. 280--283 . Chung, J. and Cheng, C.-K. 1994. Skew sensitivity minimization of buffered clock tree. In Proceedings of the International Conference on Computer-Aided Design. 280--283."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 503--506","author":"Condley W.","key":"e_1_2_1_32_1","unstructured":"Condley , W. , Hu , X. , and Guthaus , M . 2011. A methodology for local resonant clock synthesis using lc-assisted local clock buffers . In Proceedings of the International Conference on Computer-Aided Design. 503--506 . Condley, W., Hu, X., and Guthaus, M. 2011. A methodology for local resonant clock synthesis using lc-assisted local clock buffers. In Proceedings of the International Conference on Computer-Aided Design. 503--506."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811113"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems. 215--218","author":"Cong J.","key":"e_1_2_1_35_1","unstructured":"Cong , J. and Koh , C . -K. 1995. Minimum-cost bounded-skew clock routing . In Proceedings of the International Symposium on Circuits and Systems. 215--218 . Cong, J. and Koh, C.-K. 1995. Minimum-cost bounded-skew clock routing. In Proceedings of the International Symposium on Circuits and Systems. 215--218."},{"key":"e_1_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Dally W. J. and Poulton J. W. 1998. Digital Systems Engineering. Cambridge University Press.   Dally W. J. and Poulton J. W. 1998. Digital Systems Engineering. Cambridge University Press.","DOI":"10.1017\/CBO9781139166980"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240593"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266454"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.165336"},{"key":"e_1_2_1_40_1","unstructured":"Dos Santos C. L. 2010. Personal communication. Freescale Design Engineer.  Dos Santos C. L. 2010. Personal communication. Freescale Design Engineer."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831435"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the Asia-Pacific Conference on Circuits and Systems. 41--46","author":"Edahiro M.","year":"1992","unstructured":"Edahiro , M. 1992 . Minimum path-length equi-distant routing . In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 41--46 . Edahiro, M. 1992. Minimum path-length equi-distant routing. In Proceedings of the Asia-Pacific Conference on Circuits and Systems. 41--46."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580115"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.108"},{"volume-title":"Proceedings of the Latin American Symposium on Circuits and Systems.","author":"Flach G.","key":"e_1_2_1_50_1","unstructured":"Flach , G. , Wilke , G. , Johann , M. , and Reis , R . 2010b. A study on clock mesh size selection . In Proceedings of the Latin American Symposium on Circuits and Systems. Flach, G.,Wilke, G., Johann, M., and Reis, R. 2010b. A study on clock mesh size selection. In Proceedings of the Latin American Symposium on Circuits and Systems."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.10.002"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference.","author":"Geannopoulos G.","key":"e_1_2_1_53_1","unstructured":"Geannopoulos , G. and Dai , X . 1998. An adaptive digital deskewing circuit for distribution networks . In Proceedings of the International Solid-State Circuits Conference. Geannopoulos, G. and Dai, X. 1998. An adaptive digital deskewing circuit for distribution networks. In Proceedings of the International Solid-State Circuits Conference."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696063"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996660"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209306"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429545"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937788"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147171"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 498--503","author":"Guthaus M. R.","key":"e_1_2_1_60_1","unstructured":"Guthaus , M. R. , Sylvester , D. , and Brown , R. B . 2008. Clock tree synthesis with data-path sensitivity matching . In Proceedings of the Asia and South Pacific Design Automation Conference. 498--503 . Guthaus, M. R., Sylvester, D., and Brown, R. B. 2008. Clock tree synthesis with data-path sensitivity matching. In Proceedings of the Asia and South Pacific Design Automation Conference. 498--503."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837295"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.114"},{"key":"e_1_2_1_63_1","first-page":"636","article-title":"Network timing analysis between signals traversing a common circuit path","volume":"5","author":"Hathaway D.","year":"1997","unstructured":"Hathaway , D. , Alvarez , J. P. , and Belkbale , K. P. 1997 . Network timing analysis between signals traversing a common circuit path . United States Patent 5 , 636 ,372. Hathaway, D., Alvarez, J. P., and Belkbale, K. P. 1997. Network timing analysis between signals traversing a common circuit path. United States Patent 5,636,372.","journal-title":"United States Patent"},{"volume-title":"Proceedings of the 13th International Workshop on Thermal Investigation of ICs and Systems. 18--25","author":"Heriz V. M.","key":"e_1_2_1_64_1","unstructured":"Heriz , V. M. , Park , J.-H. , Kemper , T. , Kang , S.-M. , and Shakouri , A . 2007. Method of images for the fast calculation of temperature distributions in packaged VLSI chips . In Proceedings of the 13th International Workshop on Thermal Investigation of ICs and Systems. 18--25 . Heriz, V. M., Park, J.-H., Kemper, T., Kang, S.-M., and Shakouri, A. 2007. Method of images for the fast calculation of temperature distributions in packaged VLSI chips. In Proceedings of the 13th International Workshop on Thermal Investigation of ICs and Systems. 18--25."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228389"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024845"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190671"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217579"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859612"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123406"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127688"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382651"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.673631"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.826935"},{"volume-title":"Proceedings of the International ASIC\/SOC Conference. 210--215","author":"Kourtev I. S.","key":"e_1_2_1_75_1","unstructured":"Kourtev , I. S. and Friedman , E. G . 1999. A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations . In Proceedings of the International ASIC\/SOC Conference. 210--215 . Kourtev, I. S. and Friedman, E. G. 1999. A quadratic programming approach to clock skew scheduling for reduced sensitivity to process parameter variations. In Proceedings of the International ASIC\/SOC Conference. 210--215."},{"key":"e_1_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Kozhaya J. Restle P. and Qian H. 2011. Myth busters: Microprocessor clocking is from Mars ASIC's clocking is from Venus&quest; In Proceedings of the International Conference on Computer-Aided Design. 271--275.   Kozhaya J. Restle P. and Qian H. 2011. Myth busters: Microprocessor clocking is from Mars ASIC's clocking is from Venus&quest; In Proceedings of the International Conference on Computer-Aided Design. 271--275.","DOI":"10.1109\/ICCAD.2011.6105340"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 404--405","author":"Kurd N.","key":"e_1_2_1_77_1","unstructured":"Kurd , N. , Barkatullah , J. , Dizon , R. , Fletcher , T. , and Madland , P . 2001. Multi-GHz clocking scheme for Intel Pentium 4 microprocessor . In Proceedings of the International Solid-State Circuits Conference. 404--405 . Kurd, N., Barkatullah, J., Dizon, R., Fletcher, T., and Madland, P. 2001. Multi-GHz clocking scheme for Intel Pentium 4 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 404--405."},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1468--1473","author":"Lee D.","key":"e_1_2_1_78_1","unstructured":"Lee , D. and Markov , I . 2010. Contango: Integrated optimization of SoC clock networks . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1468--1473 . Lee, D. and Markov, I. 2010. Contango: Integrated optimization of SoC clock networks. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1468--1473."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 444--451","author":"Lee D.-J.","key":"e_1_2_1_79_1","unstructured":"Lee , D.-J. , Kim , M.-C. , and Markov , I. L . 2010. Low-power clock trees for CPUs . In Proceedings of the International Conference on Computer-Aided Design. 444--451 . Lee, D.-J., Kim, M.-C., and Markov, I. L. 2010. Low-power clock trees for CPUs. In Proceedings of the International Conference on Computer-Aided Design. 444--451."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 581","author":"Li R.","key":"e_1_2_1_80_1","unstructured":"Li , R. , Zhou , D. , Liu , J. , and Zeng , X . 2003. Power-optimal simultaneous buffer insertion\/sizing and wire sizing . In Proceedings of the International Conference on Computer-Aided Design. 581 . Li, R., Zhou, D., Liu, J., and Zeng, X. 2003. Power-optimal simultaneous buffer insertion\/sizing and wire sizing. In Proceedings of the International Conference on Computer-Aided Design. 581."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332370"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 389--394","author":"Liu W.-H.","key":"e_1_2_1_82_1","unstructured":"Liu , W.-H. , Li , Y.-L. , and Chen , H . -C. 2010. Minimizing clock latency range in robust clock tree synthesis . In Proceedings of the Asia and South Pacific Design Automation Conference. 389--394 . Liu, W.-H., Li, Y.-L., and Chen, H.-C. 2010. Minimizing clock latency range in robust clock tree synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference. 389--394."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 75--82","author":"Long J.","key":"e_1_2_1_83_1","unstructured":"Long , J. , Ku , J. C. , Memik , S. , and Ismail , Y . 2007. A self-adjusting clock tree architecture to cope with temperature variations . In Proceedings of the International Conference on Computer-Aided Design. 75--82 . Long, J., Ku, J. C., Memik, S., and Ismail, Y. 2007. A self-adjusting clock tree architecture to cope with temperature variations. In Proceedings of the International Conference on Computer-Aided Design. 75--82."},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640037"},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 279--282","author":"Markov I.","key":"e_1_2_1_85_1","unstructured":"Markov , I. and Lee , D . -J. 2011. Algorithmic tuning of clock trees and derived non-tree structures . In Proceedings of the IEEE International Conference on Computer-Aided Design. 279--282 . Markov, I. and Lee, D.-J. 2011. Algorithmic tuning of clock trees and derived non-tree structures. In Proceedings of the IEEE International Conference on Computer-Aided Design. 279--282."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735057"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 144--151","author":"Menezes N.","key":"e_1_2_1_87_1","unstructured":"Menezes , N. , Baldick , R. , and Pileggi , L . 1995. A sequential quadratic programming approach to concurrent gate and wire sizing . In Proceedings of the International Conference on Computer-Aided Design. 144--151 . Menezes, N., Baldick, R., and Pileggi, L. 1995. A sequential quadratic programming approach to concurrent gate and wire sizing. In Proceedings of the International Conference on Computer-Aided Design. 144--151."},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736043"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 504--509","author":"Minz J.","key":"e_1_2_1_89_1","unstructured":"Minz , J. , Zhao , X. , and Lim , S. K . 2008. Buffered clock tree synthesis for 3D ICs under thermal variations . In Proceedings of the Asia and South Pacific Design Automation Conference. 504--509 . Minz, J., Zhao, X., and Lim, S. K. 2008. Buffered clock tree synthesis for 3D ICs under thermal variations. In Proceedings of the Asia and South Pacific Design Automation Conference. 504--509."},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370308"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240636"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 692--697","author":"Oh J.","key":"e_1_2_1_94_1","unstructured":"Oh , J. and Pedram , M . 1998. Gated clock routing minimizing the switched capacitance . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 692--697 . Oh, J. and Pedram, M. 1998. Gated clock routing minimizing the switched capacitance. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 692--697."},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776005"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"e_1_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.503938"},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164653"},{"volume-title":"Proceedings of the International Symposium on Quality Electronic Design. 676--679","author":"Rajaram A.","key":"e_1_2_1_99_1","unstructured":"Rajaram , A. , Damodaran , R. , and Rajagopal , A . 2008. Practical clock tree robustness signoff metrics . In Proceedings of the International Symposium on Quality Electronic Design. 676--679 . Rajaram, A., Damodaran, R., and Rajagopal, A. 2008. Practical clock tree robustness signoff metrics. In Proceedings of the International Symposium on Quality Electronic Design. 676--679."},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996574"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 250--257","author":"Rajaram A.","key":"e_1_2_1_101_1","unstructured":"Rajaram , A. and Pan , D. Z . 2008. Meshworks: an efficient framework for planning, synthesis and optimization of clock mesh networks . In Proceedings of the Asia and South Pacific Design Automation Conference. 250--257 . Rajaram, A. and Pan, D. Z. 2008. Meshworks: an efficient framework for planning, synthesis and optimization of clock mesh networks. In Proceedings of the Asia and South Pacific Design Automation Conference. 250--257."},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055155"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 144--145","author":"Restle P.","key":"e_1_2_1_103_1","unstructured":"Restle , P. , Carter , C. , Eckhardt , J. , Krauter , B. , McCredie , B. , Jenkins , K. , Weger , A. , and Mule , A . 2002. The clock distribution of the POWER4 microprocessor . In Proceedings of the International Solid-State Circuits Conference. 144--145 . Restle, P., Carter, C., Eckhardt, J., Krauter, B., McCredie, B., Jenkins, K., Weger, A., and Mule, A. 2002. The clock distribution of the POWER4 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 144--145."},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127955"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 102--103","author":"Rusu S.","key":"e_1_2_1_105_1","unstructured":"Rusu , S. , Tam , S. , Muljono , H. , Ayers , D. , and Chang , J . 2006. A dual-core multi-threaded Xeon processor with 16MB L3 cache . In Proceedings of the International Solid-State Circuits Conference. 102--103 . Rusu, S., Tam, S., Muljono, H., Ayers, D., and Chang, J. 2006. A dual-core multi-threaded Xeon processor with 16MB L3 cache. In Proceedings of the International Solid-State Circuits Conference. 102--103."},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852034"},{"volume-title":"Timing","author":"Sapatnekar S.","key":"e_1_2_1_107_1","unstructured":"Sapatnekar , S. 2004. Timing . Springer . Sapatnekar, S. 2004. Timing. Springer."},{"volume-title":"Proceedings of the International Solid State Circuits Conference. 68--70","author":"Sathe V.","key":"e_1_2_1_108_1","unstructured":"Sathe , V. , Arekapudi , S. , Ouyang , C. , Papaefthymiou , M. , Ishii , A. , and Naffziger , S . 2012. Resonant clock design for a power-efficient high-volume x86-64 microprocessor . In Proceedings of the International Solid State Circuits Conference. 68--70 . Sathe, V., Arekapudi, S., Ouyang, C., Papaefthymiou, M., Ishii, A., and Naffziger, S. 2012. Resonant clock design for a power-efficient high-volume x86-64 microprocessor. In Proceedings of the International Solid State Circuits Conference. 68--70."},{"volume-title":"Proceedings of the IEEE Symposium on VLSI Circuits. 44--45","author":"Sathe V.","key":"e_1_2_1_109_1","unstructured":"Sathe , V. , Kao , J. , and Papaefthymiou , M . 2007. RF2: A 1GHz FIR filter with distributed resonant clock generator . In Proceedings of the IEEE Symposium on VLSI Circuits. 44--45 . Sathe, V., Kao, J., and Papaefthymiou, M. 2007. RF2: A 1GHz FIR filter with distributed resonant clock generator. In Proceedings of the IEEE Symposium on VLSI Circuits. 44--45."},{"key":"e_1_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.31"},{"key":"e_1_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514964"},{"key":"e_1_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837296"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 452--457","author":"Shih X.-W.","key":"e_1_2_1_113_1","unstructured":"Shih , X.-W. , Lee , H.-C. , Ho , K.-H. , and Chang , Y . -W. 2010. High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees . In Proceedings of the International Conference on Computer-Aided Design. 452--457 . Shih, X.-W., Lee, H.-C., Ho, K.-H., and Chang, Y.-W. 2010. High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees. In Proceedings of the International Conference on Computer-Aided Design. 452--457."},{"volume-title":"Proceedings of the International Conference on Very Large Scale Integration.","author":"Skinner H.","key":"e_1_2_1_114_1","unstructured":"Skinner , H. , Hu , X. , and Guthaus , M. R . 2012. Harmonic resonant clocking . In Proceedings of the International Conference on Very Large Scale Integration. Skinner, H., Hu, X., and Guthaus, M. R. 2012. Harmonic resonant clocking. In Proceedings of the International Conference on Very Large Scale Integration."},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.5555\/2797426.2797713"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661228"},{"volume-title":"Personal communication. IBM Austin Research Lab","author":"Sze C.","key":"e_1_2_1_117_1","unstructured":"Sze , C. 2010a. Personal communication. IBM Austin Research Lab , Austin, TX . Sze, C. 2010a. Personal communication. IBM Austin Research Lab, Austin, TX."},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 382--383","author":"Tam S.","key":"e_1_2_1_120_1","unstructured":"Tam , S. , Leung , J. , Limaye , R. , Choy , S. , Vora , S. , and Adachi , M . 2006. Clock generation and distribution of a dual-core Xeon processor with 16MB L3 cache . In Proceedings of the International Solid-State Circuits Conference. 382--383 . Tam, S., Leung, J., Limaye, R., Choy, S., Vora, S., and Adachi, M. 2006. Clock generation and distribution of a dual-core Xeon processor with 16MB L3 cache. In Proceedings of the International Solid-State Circuits Conference. 382--383."},{"key":"e_1_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529266"},{"key":"e_1_2_1_122_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"volume-title":"Personal communication. ATI Radeon 5870 Clock Designer","author":"Teodorescu T.","key":"e_1_2_1_123_1","unstructured":"Teodorescu , T. 2010. Personal communication. ATI Radeon 5870 Clock Designer , Sunnyvale, CA . Teodorescu, T. 2010. Personal communication. ATI Radeon 5870 Clock Designer, Sunnyvale, CA."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 1522--1529","author":"Thomson M. G.-R.","key":"e_1_2_1_124_1","unstructured":"Thomson , M. G.-R. , Restle , P. J. , and James , N. K . 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor . In Proceedings of the International Solid-State Circuits Conference. 1522--1529 . Thomson, M. G.-R., Restle, P. J., and James, N. K. 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor. In Proceedings of the International Solid-State Circuits Conference. 1522--1529."},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594239"},{"key":"e_1_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382649"},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825875"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 575--581","author":"Tsai J.-L.","key":"e_1_2_1_128_1","unstructured":"Tsai , J.-L. , Zhang , L. , and Chen , C. C . -P. 2005. Statistical timing analysis driven post-silicon tunable clock-tree synthesis . In Proceedings of the International Conference on Computer-Aided Design. 575--581 . Tsai, J.-L., Zhang, L., and Chen, C. C.-P. 2005. Statistical timing analysis driven post-silicon tunable clock-tree synthesis. In Proceedings of the International Conference on Computer-Aided Design. 575--581."},{"volume-title":"Proceedings of the IEEE International Conference on Computer-Aided Design. 400--405","author":"Tsao C.-W.","key":"e_1_2_1_129_1","unstructured":"Tsao , C.-W. and Koh , C . -K. 2000. UST\/DME: A clock tree router for general slew constraints . In Proceedings of the IEEE International Conference on Computer-Aided Design. 400--405 . Tsao, C.-W. and Koh, C.-K. 2000. UST\/DME: A clock tree router for general slew constraints. In Proceedings of the IEEE International Conference on Computer-Aided Design. 400--405."},{"key":"e_1_2_1_130_1","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567271"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185269"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"e_1_2_1_133_1","doi-asserted-by":"publisher","DOI":"10.5555\/266388.266485"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 592--596","author":"Venkataraman G.","key":"e_1_2_1_134_1","unstructured":"Venkataraman , G. , Jayakumar , N. , Hu , J. , Li , P. , Khatri , S. , Rajaram , A. , McGuinness , P. , and Alpert , C. J . 2005a. Practical techniques to reduce skew and its variations in buffered clock networks . In Proceedings of the International Conference on Computer-Aided Design. 592--596 . Venkataraman, G., Jayakumar, N., Hu, J., Li, P., Khatri, S., Rajaram, A., McGuinness, P., and Alpert, C. J. 2005a. Practical techniques to reduce skew and its variations in buffered clock networks. In Proceedings of the International Conference on Computer-Aided Design. 592--596."},{"key":"e_1_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120972"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"e_1_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775921"},{"key":"e_1_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_2_1_139_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217577"},{"key":"e_1_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996614"},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369794"},{"key":"e_1_2_1_142_1","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404409"},{"key":"e_1_2_1_143_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962285"},{"key":"e_1_2_1_144_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9160-2"},{"volume-title":"Clocking in Modern VLSI Systems","author":"Xanthopoulos T.","key":"e_1_2_1_145_1","unstructured":"Xanthopoulos , T. 2009. Clocking in Modern VLSI Systems . Springer . Xanthopoulos, T. 2009. Clocking in Modern VLSI Systems. Springer."},{"volume-title":"Proceedings of the International Solid State Circuits Conference. 402--403","author":"Xanthopoulos T.","key":"e_1_2_1_146_1","unstructured":"Xanthopoulos , T. , Bailey , D. W. , Gangwar , A. K. , Gowan , M. K. , Jain , A. K. , and Prewitt , B. K . 2001. The design and analysis of the clock distribution network for a 1.2GHz alpha microprocessor . In Proceedings of the International Solid State Circuits Conference. 402--403 . Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2GHz alpha microprocessor. In Proceedings of the International Solid State Circuits Conference. 402--403."},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217576"},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design. 458--462","author":"Xiao L.","key":"e_1_2_1_148_1","unstructured":"Xiao , L. , Xiao , Z. , Qian , Z. , Jiang , Y , Huang , T. , Tian , H. , and Young , E . 2010. Local clock skew minimization using blockage-aware mixed tree-mesh clock network . In Proceedings of the International Conference on Computer-Aided Design. 458--462 . Xiao, L., Xiao, Z., Qian, Z., Jiang, Y, Huang, T., Tian, H., and Young, E. 2010. Local clock skew minimization using blockage-aware mixed tree-mesh clock network. In Proceedings of the International Conference on Computer-Aided Design. 458--462."},{"key":"e_1_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232036"},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006477"},{"key":"e_1_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774666"},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300015"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895754"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"e_1_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"volume-title":"High-Speed Clock Network Design","author":"Zhu Q.","key":"e_1_2_1_156_1","unstructured":"Zhu , Q. 2010. High-Speed Clock Network Design . Springer . Zhu, Q. 2010. High-Speed Clock Network Design. Springer."},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems. 418--421","author":"Zhu Q.","key":"e_1_2_1_157_1","unstructured":"Zhu , Q. and Zhang , M . 2001. Low-voltage swing clock distribution schemes . In Proceedings of the International Symposium on Circuits and Systems. 418--421 . Zhu, Q. and Zhang, M. 2001. Low-voltage swing clock distribution schemes. In Proceedings of the International Symposium on Circuits and Systems. 418--421."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442102","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442087.2442102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:19:06Z","timestamp":1750234746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442087.2442102"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3]]},"references-count":157,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,3]]}},"alternative-id":["10.1145\/2442087.2442102"],"URL":"https:\/\/doi.org\/10.1145\/2442087.2442102","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,3]]},"assertion":[{"value":"2011-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}