{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:57:37Z","timestamp":1781193457147,"version":"3.54.1"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,3,10]],"date-time":"2013-03-10T00:00:00Z","timestamp":1362873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1065448"],"award-info":[{"award-number":["CCF-1065448"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3,10]]},"abstract":"<jats:p>One major advantage of reconfigurable computing systems is their ability to reconfigure hardware at runtime. In this paper, we study the feasibility of achieving energy efficiency in reconfigurable computing systems (e.g., FPGAs) through runtime partial reconfiguration (PR) techniques. In the ideal scenario, we use a hardware accelerator to accelerate certain parts of the program execution; when the accelerator is not active, we use partial reconfiguration to unload it to reduce power consumption. Since the reconfiguration process may introduce a high energy overhead, it is unclear whether this approach is efficient. To approach this problem, we first analytically identify the conditions under which partial reconfiguration can reduce energy consumption. Our results indicate that the key to reduce partial reconfiguration energy overhead is to minimize the time overhead of the reconfiguration process. Based on this analysis, we design and implement a fast reconfiguration engine that achieves close-to-ideal throughput on Xilinx Virtex-4 FPGAs. Our fast reconfiguration engine utilizes a master-slave DMA pair to stream data between the SRAM and the Internal Configuration Access Port (ICAP). We experimentally verify our proposed solutions and compare our design to existing energy reduction techniques, such as clock gating. The results of our study show that by using partial reconfiguration to eliminate the power consumption of the accelerator when it is inactive, we can accelerate program execution and at the same time reduce the overall energy consumption by half.<\/jats:p>","DOI":"10.1145\/2442116.2442122","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Achieving energy efficiency through runtime partial reconfiguration on reconfigurable systems"],"prefix":"10.1145","volume":"12","author":[{"given":"Shaoshan","family":"Liu","sequence":"first","affiliation":[{"name":"Microsoft"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard Neil","family":"Pittman","sequence":"additional","affiliation":[{"name":"Microsoft Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Forin","sequence":"additional","affiliation":[{"name":"Microsoft Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Luc","family":"Gaudiot","sequence":"additional","affiliation":[{"name":"University of California, Irvine"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,4,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the IFIP International Conference on Very Large Scale Integration.","author":"Becker J.","year":"2003","unstructured":"Becker , J. , H\u00fcbner , M. , Ullmann , M. 2003 . Run-time FPGA reconfiguration for power-\/cost-optimized real-time systems . In Proceedings of the IFIP International Conference on Very Large Scale Integration. Becker, J., H\u00fcbner, M., Ullmann, M. 2003. Run-time FPGA reconfiguration for power-\/cost-optimized real-time systems. In Proceedings of the IFIP International Conference on Very Large Scale Integration."},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology.","author":"Bharadwaj R. P.","unstructured":"Bharadwaj , R. P. , Konar , R. , Bhatia , D. , and Balsara , P . 2005. FPGA architecture for standby power management . In Proceedings of the IEEE International Conference on Field-Programmable Technology. Bharadwaj, R. P., Konar, R., Bhatia, D., and Balsara, P. 2005. FPGA architecture for standby power management. In Proceedings of the IEEE International Conference on Field-Programmable Technology."},{"key":"e_1_2_1_3_1","unstructured":"Cacti 5.3. 2010. http:\/\/quid.hpl.hp.com:9081\/cacti\/.  Cacti 5.3. 2010. http:\/\/quid.hpl.hp.com:9081\/cacti\/."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Logic and Applications.","author":"Claus C.","unstructured":"Claus , C. , Zhang , B. , Stechele , W. , Braun , L. , H\u00fcbner , M. , and Becker , J . 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput . In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. Claus, C., Zhang, B., Stechele, W., Braun, L., H\u00fcbner, M., and Becker, J. 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications."},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines.","author":"Emmert J.","unstructured":"Emmert , J. , Stroud , C. , Skaggs , B. , and Abramovici , M . 2000. Dynamic fault tolerance in FPGAs via partial reconfiguration . In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. Emmert, J., Stroud, C., Skaggs, B., and Abramovici, M. 2000. Dynamic fault tolerance in FPGAs via partial reconfiguration. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the 11th International Workshop on Field-Programmable Logic and Applications.","author":"Heiner J.","unstructured":"Heiner , J. , Sellers , B. , Wirthlin , M. , and Kalb , J . 2009. FPGA partial reconfiguration via configuration scrubbing . In Proceedings of the 11th International Workshop on Field-Programmable Logic and Applications. Heiner, J., Sellers, B., Wirthlin, M., and Kalb, J. 2009. FPGA partial reconfiguration via configuration scrubbing. In Proceedings of the 11th International Workshop on Field-Programmable Logic and Applications."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.67"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.19"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Logic and Applications.","author":"Liu M.","unstructured":"Liu , M. , Kuehn , W. , Lu , Z. , and Jantsch , A . 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration . In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors.","author":"Liu S.","unstructured":"Liu , S. , Pittman , R. N. , Forin , A. , and Gaudiot J . -L. 2010. On energy efficiency of reconfigurable systems with run-time partial reconfiguration . In Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors. Liu, S., Pittman, R. N., Forin, A., and Gaudiot J.-L. 2010. On energy efficiency of reconfigurable systems with run-time partial reconfiguration. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors."},{"key":"e_1_2_1_13_1","article-title":"Minimizing the runtime partial reconfiguration overheads in reconfigurable systems","volume":"10","author":"Liu S.","year":"2011","unstructured":"Liu , S. , Pittman , R. N. , Forin , A. , and Gaudiot , J.-L. 2011 . Minimizing the runtime partial reconfiguration overheads in reconfigurable systems . J. Supercomput. DOI : 10 .1007\/s11227-011-0657-6. 10.1007\/s11227-011-0657-6 Liu, S., Pittman, R. N., Forin, A., and Gaudiot, J.-L. 2011. Minimizing the runtime partial reconfiguration overheads in reconfigurable systems. J. Supercomput. DOI: 10.1007\/s11227-011-0657-6.","journal-title":"J. Supercomput. DOI"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Liu S. Pittman R. N. and Forin A. 2009. Minimizing partial reconfiguration overhead with fully streaming DMA engines and Iitelligent ICAP controller. No. MSR-TR-2009-150.  Liu S. Pittman R. N. and Forin A. 2009. Minimizing partial reconfiguration overhead with fully streaming DMA engines and Iitelligent ICAP controller. No. MSR-TR-2009-150.","DOI":"10.1145\/1723112.1723190"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications.","author":"Noguera J.","unstructured":"Noguera , J. and Kennedy , I. O . 2007. Power reduction in network equipment through adaptive partial reconfiguration . In Proceedings of the International Conference on Field Programmable Logic and Applications. Noguera, J. and Kennedy, I. O. 2007. Power reduction in network equipment through adaptive partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications."},{"key":"e_1_2_1_16_1","first-page":"4","article-title":"Energy reduction by systematic run-time reconfigurable hardware deactivation","volume":"4","author":"Osborne W. G.","year":"2009","unstructured":"Osborne , W. G. , Luk , W. , Coutinho , J. G. F. , and Mencer , O. 2009 . Energy reduction by systematic run-time reconfigurable hardware deactivation . Trans. HiPEAC , 4 , 4 . Osborne, W. G., Luk, W., Coutinho, J. G. F., and Mencer, O. 2009. Energy reduction by systematic run-time reconfigurable hardware deactivation. Trans. HiPEAC, 4, 4.","journal-title":"Trans. HiPEAC"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers.","author":"Paulsson K.","unstructured":"Paulsson , K. , H\u00fcbner , M. , Bayar , S. , and Becker , J . 2008. Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based systems . In Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers. Paulsson, K., H\u00fcbner, M., Bayar, S., and Becker, J. 2008. Exploitation of run-time partial reconfiguration for dynamic power management in Xilinx Spartan III-based systems. In Proceedings of the International Conference on High-Performance Embedded Architectures and Compilers."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150389"},{"key":"e_1_2_1_19_1","unstructured":"Pittman R. N. Lynch N. L. Forin A. 2006. eMIPS A Dynamically Extensible Processor MSR-TR-2006-143 Microsoft Research.  Pittman R. N. Lynch N. L. Forin A. 2006. eMIPS A Dynamically Extensible Processor MSR-TR-2006-143 Microsoft Research."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications.","author":"Pionteck T.","unstructured":"Pionteck , T. , Koch , R. , and Albrecht , C . 2006. Applying partial reconfiguration to networks-on-chip . In Proceedings of the International Conference on Field-Programmable Logic and Applications. Pionteck, T., Koch, R., and Albrecht, C. 2006. Applying partial reconfiguration to networks-on-chip. In Proceedings of the International Conference on Field-Programmable Logic and Applications."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines.","author":"Sezer S.","unstructured":"Sezer , S. , Heron , J. , Woods , R. , Turner , R. , and Marshall , A . 1998. Fast partial reconfiguration for FCCMs . In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. Sezer, S., Heron, J., Woods, R., Turner, R., and Marshall, A. 1998. Fast partial reconfiguration for FCCMs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_2_1_23_1","unstructured":"Telikepalli A. 2006. Power vs. performance: The 90nm inflection point. Xilinx White Paper 223.  Telikepalli A. 2006. Power vs. performance: The 90nm inflection point. Xilinx White Paper 223."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Tuan T.","unstructured":"Tuan , T. and Lai , B . 2003. Leakage power analysis of a 90nm FPGA . In Proceedings of the IEEE Custom Integrated Circuits Conference. Tuan, T. and Lai, B. 2003. Leakage power analysis of a 90nm FPGA. In Proceedings of the IEEE Custom Integrated Circuits Conference."},{"key":"e_1_2_1_25_1","unstructured":"VIRTEX-4 FPGA USER GUIDE. 2008. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug070.pdf.  VIRTEX-4 FPGA USER GUIDE. 2008. http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug070.pdf."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508132"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the 4th IEEE International Symposium on Electronic Design, Test and Applications.","author":"Zhang X.","unstructured":"Zhang , X. , Rabah , H. , and Weber , S . 2008. Dynamic slowdown and partial reconfiguration to optimize energy in FPGA based auto-adaptive SoPC . In Proceedings of the 4th IEEE International Symposium on Electronic Design, Test and Applications. Zhang, X., Rabah, H., and Weber, S. 2008. Dynamic slowdown and partial reconfiguration to optimize energy in FPGA based auto-adaptive SoPC. In Proceedings of the 4th IEEE International Symposium on Electronic Design, Test and Applications."}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442122","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442116.2442122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:19:06Z","timestamp":1750234746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442122"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,10]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,3,10]]}},"alternative-id":["10.1145\/2442116.2442122"],"URL":"https:\/\/doi.org\/10.1145\/2442116.2442122","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,10]]},"assertion":[{"value":"2010-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}