{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:14:58Z","timestamp":1764432898692,"version":"3.41.0"},"reference-count":43,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,3,10]],"date-time":"2013-03-10T00:00:00Z","timestamp":1362873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3,10]]},"abstract":"<jats:p>The mapping of tasks to processing elements of an MPSoC has critical impact on system performance and energy consumption. To cope with complex dynamic behavior of applications, it is common to perform task mapping during runtime so that the utilization of processors and interconnect can be taken into account when deciding the allocation of each task. This paper has two major contributions, one of them targeting the general problem of evaluating dynamic mapping heuristics in NoC-based MPSoCs, and another focusing on the specific problem of finding a task mapping that optimizes energy consumption in those architectures.<\/jats:p>","DOI":"10.1145\/2442116.2442125","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach"],"prefix":"10.1145","volume":"12","author":[{"given":"Luciano","family":"Ost","sequence":"first","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier II, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Mandelli","sequence":"additional","affiliation":[{"name":"PUCRS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel Marchesan","family":"Almeida","sequence":"additional","affiliation":[{"name":"ITIV, KIT, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro","family":"Moller","sequence":"additional","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro Soares","family":"Indrusiak","sequence":"additional","affiliation":[{"name":"University of York, York, U.K"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier II, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier II, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Robert","sequence":"additional","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier II, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando","family":"Moraes","sequence":"additional","affiliation":[{"name":"PUCRS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,4,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Almeida G. M. Sassatelli G. Benoit P. Saint-Jean N. Varyani S. Torres L. and Robert M. 2009. An adaptive message passing MPSoC framework. International Journal of Reconfigurable Computing.  Almeida G. M. Sassatelli G. Benoit P. Saint-Jean N. Varyani S. Torres L. and Robert M. 2009. An adaptive message passing MPSoC framework. International Journal of Reconfigurable Computing.","DOI":"10.1155\/2009\/242981"},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1345--1348","author":"Carara E.","key":"e_1_2_1_2_1","unstructured":"Carara , E. , Oliveira , R. , Calazans , N. , and Moraes , F . 2009. HeMPS - A framework for NoC-based MPSoC generation . In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1345--1348 . Carara, E., Oliveira, R., Calazans, N., and Moraes, F. 2009. HeMPS - A framework for NoC-based MPSoC generation. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1345--1348."},{"volume-title":"Proceedings of the International Conference on System-on-chip (SoC). 87--90","author":"Carvalho E.","key":"e_1_2_1_3_1","unstructured":"Carvalho , E. , Marcon , C. , Calazans , N. , and Moraes , F . 2009. Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs . In Proceedings of the International Conference on System-on-chip (SoC). 87--90 . Carvalho, E., Marcon, C., Calazans, N., and Moraes, F. 2009. Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs. In Proceedings of the International Conference on System-on-chip (SoC). 87--90."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289857"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403675"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034348"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358007"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403427"},{"volume-title":"Proceedings of the Field Programmable Logic and Applications (FPL). 574--577","author":"Hosseinabady M.","key":"e_1_2_1_10_1","unstructured":"Hosseinabady , M. , and Nunez-Yanes , J . 2009. Run-time resource management in fault-tolerant network on reconfigurable chips . In Proceedings of the Field Programmable Logic and Applications (FPL). 574--577 . Hosseinabady, M., and Nunez-Yanes, J. 2009. Run-time resource management in fault-tolerant network on reconfigurable chips. In Proceedings of the Field Programmable Logic and Applications (FPL). 574--577."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE), 301--306","author":"Indrusiak L. S.","key":"e_1_2_1_12_1","unstructured":"Indrusiak , L. S. , Thuy , A. , and Glesner , M . 2007. Executable system-level specification models containing UML-based behavioral patterns . In Proceedings of the Design, Automation and Test in Europe (DATE), 301--306 . Indrusiak, L. S., Thuy, A., and Glesner, M. 2007. Executable system-level specification models containing UML-based behavioral patterns. In Proceedings of the Design, Automation and Test in Europe (DATE), 301--306."},{"volume-title":"Proceedings of the International Conference on Industrial Informatics (INDIN). 148--153","author":"Indrusiak L. S.","key":"e_1_2_1_13_1","unstructured":"Indrusiak , L. S. , Ost , L. , Moraes , F. G. , Maatta , S. , Nurmi , J. , Moller , L. , and Glesner , M . 2010. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach . In Proceedings of the International Conference on Industrial Informatics (INDIN). 148--153 . Indrusiak, L. S., Ost, L., Moraes, F. G., Maatta, S., Nurmi, J., Moller, L., and Glesner, M. 2010. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach. In Proceedings of the International Conference on Industrial Informatics (INDIN). 148--153."},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Indrusiak L. S. and Santos O. 2011. Fast and Accurate Transaction-Level Model of a Wormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration. In Design Automation and Test in Europe (DATE). 1--6.  Indrusiak L. S. and Santos O. 2011. Fast and Accurate Transaction-Level Model of a Wormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration. In Design Automation and Test in Europe (DATE). 1--6.","DOI":"10.1109\/DATE.2011.5763179"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE). 184--189","author":"Jalier C.","key":"e_1_2_1_15_1","unstructured":"Jalier , C. , Lattard , D. , Jerraya , A. A. , Sassatellli , G. , Benoit , P. , and Torres , L . 2010. Heterogeneous versus homogeneous MPSoC approaches for a mobile LTE modem . In Proceedings of the Design, Automation and Test in Europe (DATE). 184--189 . Jalier, C., Lattard, D., Jerraya, A. A., Sassatellli, G., Benoit, P., and Torres, L. 2010. Heterogeneous versus homogeneous MPSoC approaches for a mobile LTE modem. In Proceedings of the Design, Automation and Test in Europe (DATE). 184--189."},{"volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE). 423--428","author":"Kahng A.","key":"e_1_2_1_16_1","unstructured":"Kahng , A. , Li , B. , Peh , L. , and Samadi , K . 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration . In Proceedings of the Design, Automation and Test in Europe (DATE). 423--428 . Kahng, A., Li, B., Peh, L., and Samadi, K. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Design, Automation and Test in Europe (DATE). 423--428."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151077"},{"key":"e_1_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Lee E. A. and Neuendorffer S. 2004. Actor-oriented models for codesign: Balancing re-use and performance. Formal Methods and Models for System Design. Kluwer Academic Publishers Norwell MA. 33--56.   Lee E. A. and Neuendorffer S. 2004. Actor-oriented models for codesign: Balancing re-use and performance. Formal Methods and Models for System Design. Kluwer Academic Publishers Norwell MA. 33--56.","DOI":"10.1007\/978-1-4020-8052-4_2"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146949"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.11.023"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCST.2009.74"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the Frontier Computing, Theory, Technologies and Applications (FCTTA), 300--305","author":"Lu S.","year":"2010","unstructured":"Lu , S. , Lu , C. , and Hsiung ., P. 2010 . Congestion- and energy-aware run-time mapping for tile-based network-on-chip architecture . In Proceedings of the Frontier Computing, Theory, Technologies and Applications (FCTTA), 300--305 . Lu, S., Lu, C., and Hsiung., P. 2010. Congestion- and energy-aware run-time mapping for tile-based network-on-chip architecture. In Proceedings of the Frontier Computing, Theory, Technologies and Applications (FCTTA), 300--305."},{"volume-title":"Proceedings of the IEEE Symposium on Industrial Embedded Systems (SIES). 118--125","author":"M\u00e4\u00e4tt\u00e4 S.","key":"e_1_2_1_23_1","unstructured":"M\u00e4\u00e4tt\u00e4 , S. , Indrusiak , L. S. , Ost , L. , M\u00f6ller , L. , Nurmi , J. , Glesner , M. , and Moraes , F . 2008. Validation of executable application models mapped onto network-on-chip platforms . In Proceedings of the IEEE Symposium on Industrial Embedded Systems (SIES). 118--125 . M\u00e4\u00e4tt\u00e4, S., Indrusiak, L. S., Ost, L., M\u00f6ller, L., Nurmi, J., Glesner, M., and Moraes, F. 2008. Validation of executable application models mapped onto network-on-chip platforms. In Proceedings of the IEEE Symposium on Industrial Embedded Systems (SIES). 118--125."},{"volume-title":"Proceedings of the International Conference on System-on-Chip (SoC). 172--175","author":"M\u00e4\u00e4tt\u00e4 S.","key":"e_1_2_1_24_1","unstructured":"M\u00e4\u00e4tt\u00e4 , S. , Indrusiak , L. S. , Ost , L. , M\u00f6ller , L. , Nurmi , J. , Glesner , M. , and Moraes , F . 2009. Characterising embedded applications using a UML profile . In Proceedings of the International Conference on System-on-Chip (SoC). 172--175 . M\u00e4\u00e4tt\u00e4, S., Indrusiak, L. S., Ost, L., M\u00f6ller, L., Nurmi, J., Glesner, M., and Moraes, F. 2009. Characterising embedded applications using a UML profile. In Proceedings of the International Conference on System-on-Chip (SoC). 172--175."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.4018\/jertcs.2010103005"},{"volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1676--1679","author":"Mandelli M.","key":"e_1_2_1_26_1","unstructured":"Mandelli , M. , Ost , L. , Carara , E. , Guindani , G. , Gouvea , T. , Medeiros , G. , and Moraes , F . 2011. Energy-aware dynamic task mapping for NoC-based MPSoCs . In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1676--1679 . Mandelli, M., Ost, L., Carara, E., Guindani, G., Gouvea, T., Medeiros, G., and Moraes, F. 2011. Energy-aware dynamic task mapping for NoC-based MPSoCs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1676--1679."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020920"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070111"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0251-1"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe (DATE'). 1201--1206","author":"Mischkalla F.","key":"e_1_2_1_31_1","unstructured":"Mischkalla , F. , He , D , and Mueller , W . 2010. Closing the gap between UML-based modeling, simulation and synthesis of combined HW\/SW systems . In Proceedings of the Design, Automation and Test in Europe (DATE'). 1201--1206 . Mischkalla, F., He, D, and Mueller, W. 2010. Closing the gap between UML-based modeling, simulation and synthesis of combined HW\/SW systems. In Proceedings of the Design, Automation and Test in Europe (DATE'). 1201--1206."},{"volume-title":"A 2010. Composable, energy-managed, real-time MPSOC platform. In Proceedings of the Optimization of Electrical and Electronic Equipment (OPTIM). 870--876","author":"Molnos A.","key":"e_1_2_1_32_1","unstructured":"Molnos , A. , Ambrose , J. A. , Nelson , A. , Stefan , R. , Cotofana , S. , and Goossens , K . A 2010. Composable, energy-managed, real-time MPSOC platform. In Proceedings of the Optimization of Electrical and Electronic Equipment (OPTIM). 870--876 . Molnos, A., Ambrose, J. A., Nelson, A., Stefan, R., Cotofana, S., and Goossens, K. A 2010. Composable, energy-managed, real-time MPSOC platform. In Proceedings of the Optimization of Electrical and Electronic Equipment (OPTIM). 870--876."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649568"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1601896.1601936"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.116"},{"key":"e_1_2_1_36_1","unstructured":"Omg. 2011. Object Management Group: UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems.http:\/\/www.omg.org\/spec\/MARTE\/1.0\/PDF\/.  Omg. 2011. Object Management Group: UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems.http:\/\/www.omg.org\/spec\/MARTE\/1.0\/PDF\/."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0085-2"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2062192"},{"volume-title":"Proceedings of the International Symposium on System-on-Chip (SoC). 78--81","author":"Smit L. T.","key":"e_1_2_1_39_1","unstructured":"Smit , L. T. , Hurink , J. L. , and Smit , G. J. M. 2005. Run-time mapping of applications to a heterogeneous SoC . In Proceedings of the International Symposium on System-on-Chip (SoC). 78--81 . Smit, L. T., Hurink, J. L., and Smit, G. J. M. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip (SoC). 78--81."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.04.007"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999979"},{"volume-title":"Proceedings of the Field-Programmable Technology (FPT). 514--517","author":"Wildermann S.","key":"e_1_2_1_42_1","unstructured":"Wildermann , S. , Ziermann , T. , and Teich , J . 2009. Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures . In Proceedings of the Field-Programmable Technology (FPT). 514--517 . Wildermann, S., Ziermann, T., and Teich, J. 2009. Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures. In Proceedings of the Field-Programmable Technology (FPT). 514--517."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514051"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442125","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442116.2442125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:19:06Z","timestamp":1750234746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442125"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,10]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,3,10]]}},"alternative-id":["10.1145\/2442116.2442125"],"URL":"https:\/\/doi.org\/10.1145\/2442116.2442125","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3,10]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}