{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:38Z","timestamp":1750306898481,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,3,10]],"date-time":"2013-03-10T00:00:00Z","timestamp":1362873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,3,10]]},"abstract":"<jats:p>Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor\/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize the system power consumption.<\/jats:p>","DOI":"10.1145\/2442116.2442135","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Profiling and online system-level performance and power estimation for dynamically adaptable embedded systems"],"prefix":"10.1145","volume":"12","author":[{"given":"Jingqing","family":"Mu","sequence":"first","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Karthik","family":"Shankar","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]},{"given":"Roman","family":"Lysecky","sequence":"additional","affiliation":[{"name":"University of Arizona, Tucson, AZ"}]}],"member":"320","published-online":{"date-parts":[[2013,4,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.45"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391486"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280881"},{"key":"e_1_2_1_5_1","unstructured":"Berkeley Design Technology. 2004. http:\/\/www.bdti.com.  Berkeley Design Technology. 2004. http:\/\/www.bdti.com."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO). 292--302","author":"Dean J.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","unstructured":"EEMBC. 2009. Embedded Microprocessor Benchmark Consortium. http:\/\/www.eembc.org.  EEMBC. 2009. Embedded Microprocessor Benchmark Consortium. http:\/\/www.eembc.org."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.19"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1155\/ES\/2006\/56320"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.165"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806987"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.234"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"volume-title":"Proceedings of the Workshop on Power and Timing Modeling. Optimization and Simulation (PATMOS). 300--309","author":"Herczeg Z.","key":"e_1_2_1_16_1"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176793"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968313"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO). 330--335","author":"Lee C.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142986"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266398"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_2_1_23_1","unstructured":"Mamidipaka M. and Dutt N. 2004. eCACTI: An enhanced power estimation model for on-chip caches. UC Irvine Center for Embedded Computer Systems Technical Report TR-04-28.  Mamidipaka M. and Dutt N. 2004. eCACTI: An enhanced power estimation model for on-chip caches. UC Irvine Center for Embedded Computer Systems Technical Report TR-04-28."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1640457.1640459"},{"volume-title":"Proceedings of the Field-Programmable Logic and Applications. 585--594","author":"Resano J.","key":"e_1_2_1_25_1"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687411"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629951"},{"volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPLA). 171--181","author":"Smit G.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/972627.972637"},{"key":"e_1_2_1_30_1","first-page":"1","article-title":"Profiling tools for FPGA-based embedded systems: Survey and quantitative comparison","volume":"3","author":"Tony J.","year":"2008","journal-title":"Journal of Computers"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274858.1274864"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266640"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442135","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2442116.2442135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:19:06Z","timestamp":1750234746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2442116.2442135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,10]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,3,10]]}},"alternative-id":["10.1145\/2442116.2442135"],"URL":"https:\/\/doi.org\/10.1145\/2442116.2442135","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,3,10]]},"assertion":[{"value":"2010-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}