{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T03:19:54Z","timestamp":1785381594114,"version":"3.55.0"},"reference-count":82,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T00:00:00Z","timestamp":1364774400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,4]]},"abstract":"<jats:p>This article introduces McPAT, an integrated power, area, and timing modeling framework that supports comprehensive design space exploration for multicore and manycore processor configurations ranging from 90nm to 22nm and beyond. At microarchitectural level, McPAT includes models for the fundamental components of a complete chip multiprocessor, including in-order and out-of-order processor cores, networks-on-chip, shared caches, and integrated system components such as memory controllers and Ethernet controllers. At circuit level, McPAT supports detailed modeling of critical-path timing, area, and power. At technology level, McPAT models timing, area, and power for the device types forecast in the ITRS roadmap. McPAT has a flexible XML interface to facilitate its use with many performance simulators.<\/jats:p>\n          <jats:p>Combined with a performance simulator, McPAT enables architects to accurately quantify the cost of new ideas and assess trade-offs of different architectures using new metrics such as Energy-Delay-Area2 Product (EDA2P) and Energy-Delay-Area Product (EDAP). This article explores the interconnect options of future manycore processors by varying the degree of clustering over generations of process technologies. Clustering will bring interesting trade-offs between area and performance because the interconnects needed to group cores into clusters incur area overhead, but many applications can make good use of them due to synergies from cache sharing. Combining power, area, and timing results of McPAT with performance simulation of PARSEC benchmarks for manycore designs at the 22nm technology shows that 8-core clustering gives the best energy-delay product, whereas when die area is taken into account, 4-core clustering gives the best EDA2P and EDAP.<\/jats:p>","DOI":"10.1145\/2445572.2445577","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T12:17:58Z","timestamp":1365509878000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":165,"title":["The McPAT Framework for Multicore and Manycore Architectures"],"prefix":"10.1145","volume":"10","author":[{"given":"Sheng","family":"Li","sequence":"first","affiliation":[{"name":"HP Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard D.","family":"Strong","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jay B.","family":"Brockman","sequence":"additional","affiliation":[{"name":"University of Notre Dame"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"University of California, San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"HP Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.826829"},{"key":"e_1_2_1_2_1","unstructured":"AMD. 2002. HyperTransport technology: Simplifying system design. http:\/\/www.hypertransport.org\/docs\/wp\/26635A_HT_System_Design.pdf.  AMD. 2002. HyperTransport technology: Simplifying system design. http:\/\/www.hypertransport.org\/docs\/wp\/26635A_HT_System_Design.pdf."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514041"},{"key":"e_1_2_1_4_1","unstructured":"ARM. 2013. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php.  ARM. 2013. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a9.php."},{"key":"e_1_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Auth C. Buehler M. Cappellani A. Hing Choi C. Ding G. Han W. Joshi S. Mcintyre B. Prince M. Ranade P. Sandford J. and Thomas C. 2008. 45nm high-k+metal gate strain-ehanced transistors. Intel Technol. J. 12.  Auth C. Buehler M. Cappellani A. Hing Choi C. Ding G. Han W. Joshi S. Mcintyre B. Prince M. Ranade P. Sandford J. and Thomas C. 2008. 45nm high-k+metal gate strain-ehanced transistors. Intel Technol. J. 12 .","DOI":"10.1109\/CICC.2008.4672101"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the 9th Great Lakes Symposium on VLSI.","author":"Bishop B.","unstructured":"Bishop , B. , Kelliher , T. P. , and Irwin , M. J . 1999. The Design of a register renaming unit . In Proceedings of the 9th Great Lakes Symposium on VLSI. Bishop, B., Kelliher, T. P., and Irwin, M. J. 1999. The Design of a register renaming unit. In Proceedings of the 9th Great Lakes Symposium on VLSI."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"e_1_2_1_11_1","unstructured":"Broadcom. 2008. BCM57710 - dual-port 10G\/2500\/1000base-x toe rdma isci pci express ether-net controller. http:\/\/www.broadcom.com\/products\/Ethernet-Controllers-and-Adapters\/Enterprise-Server-Controllers\/BCM57710.  Broadcom. 2008. BCM57710 - dual-port 10G\/2500\/1000base-x toe rdma isci pci express ether-net controller. http:\/\/www.broadcom.com\/products\/Ethernet-Controllers-and-Adapters\/Enterprise-Server-Controllers\/BCM57710."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of Hot Chips: A Symposium on High Performance Chips.","author":"Butler M.","year":"2010","unstructured":"Butler , M. 2010 . Bulldozer: A new approach to multithreaded compute performance . In Proceedings of Hot Chips: A Symposium on High Performance Chips. Butler, M. 2010. Bulldozer: A new approach to multithreaded compute performance. In Proceedings of Hot Chips: A Symposium on High Performance Chips."},{"key":"e_1_2_1_16_1","unstructured":"Cadence Incyte Chip Estimator. 2013. http:\/\/www.chipestimate.com\/.  Cadence Incyte Chip Estimator. 2013. http:\/\/www.chipestimate.com\/."},{"key":"e_1_2_1_17_1","unstructured":"Cai G. Z. N. and Lim C. H. 2012. Microarchitectural power analysis for cpu power\/performance optimization. http:\/\/web.eecs.umich.edu\/~panalyzer\/pdfs\/Microacrhitectural_Power_Analysis_for_CPU_Power_Performance_Optimization.pdf.  Cai G. Z. N. and Lim C. H. 2012. Microarchitectural power analysis for cpu power\/performance optimization. http:\/\/web.eecs.umich.edu\/~panalyzer\/pdfs\/Microacrhitectural_Power_Analysis_for_CPU_Power_Performance_Optimization.pdf."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). 169--180","author":"Ferdman M.","unstructured":"Ferdman , M. , Lotfi-Kamran , P. , Balet , K. , and Falsafi , B . 2011. Cuckoo directory: A scalable directory for many-core systems . In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). 169--180 . Ferdman, M., Lotfi-Kamran, P., Balet, K., and Falsafi, B. 2011. Cuckoo directory: A scalable directory for many-core systems. In Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA). 169--180."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201910)","author":"Fukuda K.","unstructured":"Fukuda , K. , Yamashita , H. , Ono , G. , Nemoto , R. , Suzuki , E. , Takemoto , T. , Yuki , F. , and Saito , T . 2010. A 12.3mW 12.5Gb\/s complete transceiver in 65nm cmos . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201910) . 368--369. Fukuda, K., Yamashita, H., Ono, G., Nemoto, R., Suzuki, E., Takemoto, T., Yuki, F., and Saito, T. 2010. A 12.3mW 12.5Gb\/s complete transceiver in 65nm cmos. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201910). 368--369."},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC\u201907)","author":"George V.","unstructured":"George , V. , Jahagirdar , S. , Tong , C. , Smits , K. , Damaraju , S. , Siers , S. , Naydenov , V. , Khond-Ker , T. , Sarkar , S. , and Singh , P . 2007. Penryn: 45-nm next generation intel core 2 processor . In Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC\u201907) . George, V., Jahagirdar, S., Tong, C., Smits, K., Damaraju, S., Siers, S., Naydenov, V., Khond-Ker, T., Sarkar, S., and Singh, P. 2007. Penryn: 45-nm next generation intel core 2 processor. In Proceedings of the IEEE Asian Solid-State Circuits Conference (ASSCC\u201907)."},{"key":"e_1_2_1_22_1","volume-title":"Macsim: Simulating the Mcmaster Nuclear Reactor Using a Distributed Approach","author":"Gerard P.","year":"1997","unstructured":"Gerard , P. and of Engineering Physics , M. U. D. 1997 . Macsim: Simulating the Mcmaster Nuclear Reactor Using a Distributed Approach . McMaster University . Gerard, P. and of Engineering Physics, M. U. D. 1997. Macsim: Simulating the Mcmaster Nuclear Reactor Using a Distributed Approach. McMaster University."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_2_1_24_1","unstructured":"Gunther S. H. Binns F. Carmean M. and Hall J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technol. J. 1.  Gunther S. H. Binns F. Carmean M. and Hall J. C. 2001. Managing the impact of increasing microprocessor power consumption. Intel Technol. J. 1."},{"key":"e_1_2_1_25_1","unstructured":"Gupta S. Keckler S. and Burger D. 2000. Technology independent area and delay estimates for microprocessor building blocks. Tech. rep. Department of Computer Science University of Texas at Austin.   Gupta S. Keckler S. and Burger D. 2000. Technology independent area and delay estimates for microprocessor building blocks. Tech. rep. Department of Computer Science University of Texas at Austin."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"},{"key":"e_1_2_1_27_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2011","unstructured":"Hennessy , J. L. and Patterson , D. A . 2011 . Computer Architecture: A Quantitative Approach 5 th Ed. Morgan Kaufmann , San Fransisco, CA . Hennessy, J. L. and Patterson, D. A. 2011. Computer Architecture: A Quantitative Approach 5th Ed. Morgan Kaufmann, San Fransisco, CA.","edition":"5"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241623"},{"key":"e_1_2_1_29_1","unstructured":"Hinton G. Sager D. Upton M. Boggs D. Group D. P. and Corp I. 2001. The microarchitecture of the pentium 4 processor. Intel Technol. J. 1.  Hinton G. Sager D. Upton M. Boggs D. Group D. P. and Corp I. 2001. The microarchitecture of the pentium 4 processor. Intel Technol. J. 1 ."},{"key":"e_1_2_1_31_1","volume-title":"Timing models for mos circuits. Tech. rep","author":"Horowitz M. A.","unstructured":"Horowitz , M. A. 1984. Timing models for mos circuits. Tech. rep ., Stanford University . Horowitz, M. A. 1984. Timing models for mos circuits. Tech. rep., Stanford University."},{"key":"e_1_2_1_32_1","unstructured":"Horowitz M. Ho R. and Mai K. 1999. The future of wires. http:\/\/velox.stanford.edu\/.  Horowitz M. Ho R. and Mai K. 1999. The future of wires. http:\/\/velox.stanford.edu\/."},{"key":"e_1_2_1_33_1","unstructured":"HP. 2009. HP BladeSystem c-class SAN connectivity technology brief. http:\/\/h20000.www2.hp.com\/bc\/docs\/support\/SupportManual\/c00810839\/c00810839.pdf.  HP. 2009. HP BladeSystem c-class SAN connectivity technology brief. http:\/\/h20000.www2.hp.com\/bc\/docs\/support\/SupportManual\/c00810839\/c00810839.pdf."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_2_1_35_1","unstructured":"Intel. 1998. P6 family of processors hardware developer\u2019s manual. Intel white paper.  Intel. 1998. P6 family of processors hardware developer\u2019s manual. Intel white paper."},{"key":"e_1_2_1_36_1","unstructured":"Intel. 2009. An introduction to the intel quickpath interconnect. http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/quick-path-interconnect-introduction-paper.pdf.  Intel. 2009. An introduction to the intel quickpath interconnect. http:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/quick-path-interconnect-introduction-paper.pdf."},{"key":"e_1_2_1_37_1","unstructured":"Intel. 2013. http:\/\/www.intel.com\/products\/processor\/atom\/techdocs.htms.  Intel. 2013. http:\/\/www.intel.com\/products\/processor\/atom\/techdocs.htms."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC).","author":"Jain A.","unstructured":"Jain , A. , Anderson , W. , Benninghoff , T. , Bertucci , D. , Braganza , M. , Burnette , J. , Chang , T. , Eble , J. , Faber , R. , Gowda , D. , Grodstein , J. , Hess , G. , Kowaleski , J. , Kumar , A. , Miller , B. , Mueller , R. , Paul , P. , Pickholtz , J. , Russell , S. , Shen , M. , Truex , T. , Vardharajan , A. , Xanthopoulos , D. , and Zou , T . 2001. A 1.2 ghz alpha microprocessor with 44.8 GB\/s chip pin bandwidth . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). Jain, A., Anderson, W., Benninghoff, T., Bertucci, D., Braganza, M., Burnette, J., Chang, T., Eble, J., Faber, R., Gowda, D., Grodstein, J., Hess, G., Kowaleski, J., Kumar, A., Miller, B., Mueller, R., Paul, P., Pickholtz, J., Russell, S., Shen, M., Truex, T., Vardharajan, A., Xanthopoulos, D., and Zou, T. 2001. A 1.2 ghz alpha microprocessor with 44.8 GB\/s chip pin bandwidth. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC)."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232000"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE).","author":"Kahng A.","unstructured":"Kahng , A. , Li , B. , Peh , L.-S. , and Samadi , K . 2009. ORION 2.0: A fast and accurate noc power and area model for early-stage design space exploration . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE). Kahng, A., Li, B., Peh, L.-S., and Samadi, K. 2009. ORION 2.0: A fast and accurate noc power and area model for early-stage design space exploration. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE)."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277180"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 58--59","author":"Kumar R.","unstructured":"Kumar , R. and Hinton , G . 2009. A family of 45nm ia processors . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 58--59 . Kumar, R. and Hinton, G. 2009. A family of 45nm ia processors. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 58--59."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.12"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"e_1_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Leon A. S. Tam K. W. Shin J. L. Weisner D. and Schumacher F. 2007. A power-efficient high-throughput 32-thread sparc processor. J. Solid State Circ. 42.  Leon A. S. Tam K. W. Shin J. L. Weisner D. and Schumacher F. 2007. A power-efficient high-throughput 32-thread sparc processor. J. Solid State Circ. 42 .","DOI":"10.1109\/JSSC.2006.885049"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD).","author":"Li S.","unstructured":"Li , S. , Chen , K. , Ahn , J. H. , Brockman , J. B. , and Jouppi , N. P . 2011. CACTI-P: Architecture-Level modeling for sram-based structures with advanced leakage reduction techniques . In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD). Li, S., Chen, K., Ahn, J. H., Brockman, J. B., and Jouppi, N. P. 2011. CACTI-P: Architecture-Level modeling for sram-based structures with advanced leakage reduction techniques. In Proceedings of the IEEE\/ACM International Conference on Computer Aided Design (ICCAD)."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832939"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC).","author":"Mahoney P.","unstructured":"Mahoney , P. , Fetzer , E. , Doyle , B. , and Naffziger , S . 2005. Clock distribution on a dual-core multi-threaded itanium family processor . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). Mahoney, P., Fetzer, E., Doyle, B., and Naffziger, S. 2005. Clock distribution on a dual-core multi-threaded itanium family processor. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC)."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250670"},{"key":"e_1_2_1_56_1","first-page":"1","article-title":"A 4-GHz 300-mW 64-bit integer execution alu with dual supply voltages in 90-nm cmos","volume":"40","author":"Mathew S.","year":"2005","unstructured":"Mathew , S. , Anders , M. , Bloechel , B. , Nguyen , T. , Krishnamurthy , R. , and Borkar , S. 2005 . A 4-GHz 300-mW 64-bit integer execution alu with dual supply voltages in 90-nm cmos . J. Solid State Circ. 40 , 1 . Mathew, S., Anders, M., Bloechel, B., Nguyen, T., Krishnamurthy, R., and Borkar, S. 2005. A 4-GHz 300-mW 64-bit integer execution alu with dual supply voltages in 90-nm cmos. J. Solid State Circ. 40, 1.","journal-title":"J. Solid State Circ."},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 1--12","author":"Miller J. E.","unstructured":"Miller , J. E. , Kasture , H. , Kurian , G. , Iii , C. G. , Beckmann , N. , Celio , C. , Eastep , J. , and Agarwal , A . 2010. Graphite: A distributed parallel simulator for multicores . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 1--12 . Miller, J. E., Kasture, H., Kurian, G., Iii, C. G., Beckmann, N., Celio, C., Eastep, J., and Agarwal, A. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 1--12."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1002.03"},{"key":"e_1_2_1_59_1","first-page":"1","article-title":"Implementation of an 8-core, 64-thread, power-efficient sparc server on a chip","volume":"43","author":"Nawathe U.","year":"2008","unstructured":"Nawathe , U. , Hassan , M. , Yen , K. , Kumar , A. , Ramachandran , A. , and Greenhill , D. 2008 . Implementation of an 8-core, 64-thread, power-efficient sparc server on a chip . J. Solid State Circ. 43 , 1 . Nawathe, U., Hassan, M., Yen, K., Kumar, A., Ramachandran, A., and Greenhill, D. 2008. Implementation of an 8-core, 64-thread, power-efficient sparc server on a chip. J. Solid State Circ. 43, 1.","journal-title":"J. Solid State Circ."},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863642"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201907)","author":"Palmer R.","unstructured":"Palmer , R. , Poulton , J. , Dally , W. , Eyles , J. , Fuller , A. , Greer , T. , Horowitz , M. , Kellam , M. , Quan , F. , and Zarkeshvari , F . 2007. A 14mW 6.25Gb\/s transceiver in 90nm cmos for serial chip-to-chip communications . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201907) . 440--614. Palmer, R., Poulton, J., Dally, W., Eyles, J., Fuller, A., Greer, T., Horowitz, M., Kellam, M., Quan, F., and Zarkeshvari, F. 2007. A 14mW 6.25Gb\/s transceiver in 90nm cmos for serial chip-to-chip communications. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC\u201907). 440--614."},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127577.1127587"},{"key":"e_1_2_1_64_1","unstructured":"Rabaey J. Chandrakasan A. and Nikolic B. 2003. Digital Integrated Circuits: A Design Perspective 2nd Ed. Prentice-Hall Englewood Cliffs NJ.  Rabaey J. Chandrakasan A. and Nikolic B. 2003. Digital Integrated Circuits: A Design Perspective 2nd Ed. Prentice-Hall Englewood Cliffs NJ."},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508293.1508303"},{"key":"e_1_2_1_66_1","unstructured":"Rodrigues A. F. 2007. Parametric sizing for processors. Tech. rep. Sandia National Laboratories.  Rodrigues A. F. 2007. Parametric sizing for processors. Tech. rep. Sandia National Laboratories."},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964218.1964225"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC).","author":"Rusu S.","unstructured":"Rusu , S. , Tam , S. , Muljono , H. , Ayers , D. , and Chang , J . 2006. A dual-core multi-threaded xeon processor with 16mb l3 cache . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). Rusu, S., Tam, S., Muljono, H., Ayers, D., and Chang, J. 2006. A dual-core multi-threaded xeon processor with 16mb l3 cache. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC)."},{"key":"e_1_2_1_69_1","unstructured":"Semiconductor Industries Association. 2007. Model for assessment of cmos technologies and roadmaps (mastar). http:\/\/www.itrs.net\/models.html.  Semiconductor Industries Association. 2007. Model for assessment of cmos technologies and roadmaps (mastar). http:\/\/www.itrs.net\/models.html."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_71_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 98--99","author":"Shin J.","unstructured":"Shin , J. , Tam , K. , Huang , D. , Petrick , B. , Pham , H. , Hwang , C. , Li , H. , Smith , A. , Johnson , T. , Schumacher , F. , Greenhill , D. , Leon , A. , and Strong , A . 2010. A 40nm 16-core 128-thread cmt sparc soc processor . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 98--99 . Shin, J., Tam, K., Huang, D., Petrick, B., Pham, H., Hwang, C., Li, H., Smith, A., Johnson, T., Schumacher, F., Greenhill, D., Leon, A., and Strong, A. 2010. A 40nm 16-core 128-thread cmt sparc soc processor. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 98--99."},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"key":"e_1_2_1_73_1","unstructured":"Sun Microsystems. 2013. OpenSPARC. http:\/\/www.opensparc.net.  Sun Microsystems. 2013. OpenSPARC. http:\/\/www.opensparc.net."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_2_1_76_1","volume-title":"Proceedings of the International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). 62--68","author":"Ubal R.","unstructured":"Ubal , R. , Sahuquillo , J. , Petit , S. , and Lpez , P . 2007. Multi2Sim: A simulation framework to evaluate multicore-multithreaded processors . In Proceedings of the International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). 62--68 . Ubal, R., Sahuquillo, J., Petit, S., and Lpez, P. 2007. Multi2Sim: A simulation framework to evaluate multicore-multithreaded processors. In Proceedings of the International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). 62--68."},{"key":"e_1_2_1_77_1","volume-title":"Proceedings of the Symposium on VLSI Circuits (VLSI).","author":"Vangal S.","unstructured":"Vangal , S. , Borkar , N. , and Alvandpour , A . 2005. A six-port 57gb\/s double-pumped nonblocking router core . In Proceedings of the Symposium on VLSI Circuits (VLSI). Vangal, S., Borkar, N., and Alvandpour, A. 2005. A six-port 57gb\/s double-pumped nonblocking router core. In Proceedings of the Symposium on VLSI Circuits (VLSI)."},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339659"},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034082"},{"key":"e_1_2_1_80_1","unstructured":"Wilton S. and Jouppi N. P. 1994. An enhanced access and cycle time model for on-chip caches. Tech. rep. 93\/5 DEC WRL.  Wilton S. and Jouppi N. P. 1994. An enhanced access and cycle time model for on-chip caches. Tech. rep. 93\/5 DEC WRL."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996626"},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 264--266","author":"Yuffe M.","unstructured":"Yuffe , M. , Knoll , E. , Mehalel , M. , Shor , J. , and Kurts , T . 2011. A fully integrated multi-cpu, gpu and memory controller 32nm processor . In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 264--266 . Yuffe, M., Knoll, E., Mehalel, M., Shor, J., and Kurts, T. 2011. A fully integrated multi-cpu, gpu and memory controller 32nm processor. In Proceedings of the IEEE International Solid State Circuits Conference (ISSCC). 264--266."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2445572.2445577","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2445572.2445577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:09Z","timestamp":1750239249000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2445572.2445577"}},"subtitle":["Simultaneously Modeling Power, Area, and Timing"],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":82,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,4]]}},"alternative-id":["10.1145\/2445572.2445577"],"URL":"https:\/\/doi.org\/10.1145\/2445572.2445577","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,4]]},"assertion":[{"value":"2012-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}