{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:21Z","timestamp":1763468121090,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,2,24]],"date-time":"2013-02-24T00:00:00Z","timestamp":1361664000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/K017594\/1"],"award-info":[{"award-number":["EP\/K017594\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,2,24]]},"DOI":"10.1145\/2446920.2446924","type":"proceedings-article","created":{"date-parts":[[2013,3,8]],"date-time":"2013-03-08T15:04:00Z","timestamp":1362755040000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Fast dynamic binary rewriting to support thread migration in shared-ISA asymmetric multicores"],"prefix":"10.1145","author":[{"given":"Giorgis","family":"Georgakoudis","sequence":"first","affiliation":[{"name":"Queen's University of Belfast and University of Thessaly"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[{"name":"Queen's University of Belfast"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Lalis","sequence":"additional","affiliation":[{"name":"University of Thessaly"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,2,24]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/349299.349303"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/IISWC.2009.5306797"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/2150976.2151004"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1127577.1127590"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/1186736.1186737"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1755913.1755928"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"HPCA","author":"Li T.","year":"2010","unstructured":"T. Li , P. Brett , R. C. Knauerhase , D. A. Koufaty , D. Reddy , and S. Hahn . Operating system support for overlapping-isa heterogeneous multi-core architectures . In HPCA , pages 1 -- 12 , 2010 . T. Li, P. Brett, R. C. Knauerhase, D. A. Koufaty, D. Reddy, and S. Hahn. Operating system support for overlapping-isa heterogeneous multi-core architectures. In HPCA, pages 1--12, 2010."},{"key":"e_1_3_2_1_8_1","first-page":"2004","article-title":"Design and implementation of a lightweight dynamic optimization system","volume":"6","author":"Lu J.","year":"2004","unstructured":"J. Lu , H. Chen , P.-C. Yew , and W. chung Hsu . Design and implementation of a lightweight dynamic optimization system . Journal of Instruction-Level Parallelism , 6 : 2004 , 2004 . J. Lu, H. Chen, P.-C. Yew, and W. chung Hsu. Design and implementation of a lightweight dynamic optimization system. Journal of Instruction-Level Parallelism, 6: 2004, 2004.","journal-title":"Journal of Instruction-Level Parallelism"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1002\/1097-024X(200101)31:1%3C67::AID-SPE357%3E3.0.CO;2-A"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1629575.1629597"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/1945023.1945028"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1016\/j.jpdc.2010.08.020"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/1531793.1531804"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ISSPIT.2005.1577061"}],"event":{"sponsor":["AMD"],"acronym":"COSMIC '13","name":"COSMIC '13: International Workshop on Code Optimisation for Multi and Many Cores","location":"Shenzhen China"},"container-title":["Proceedings of the First International Workshop on Code OptimiSation for MultI and many Cores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2446920.2446924","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2446920.2446924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:34:09Z","timestamp":1750239249000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2446920.2446924"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,24]]},"references-count":14,"alternative-id":["10.1145\/2446920.2446924","10.1145\/2446920"],"URL":"https:\/\/doi.org\/10.1145\/2446920.2446924","relation":{},"subject":[],"published":{"date-parts":[[2013,2,24]]},"assertion":[{"value":"2013-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}