{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:11Z","timestamp":1772164031858,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,16]],"date-time":"2013-03-16T00:00:00Z","timestamp":1363392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,16]]},"DOI":"10.1145\/2451116.2451137","type":"proceedings-article","created":{"date-parts":[[2013,3,19]],"date-time":"2013-03-19T09:34:53Z","timestamp":1363685693000},"page":"181-192","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Regularities considered harmful"],"prefix":"10.1145","author":[{"given":"Heekwon","family":"Park","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Seungjae","family":"Baek","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Jongmoo","family":"Choi","sequence":"additional","affiliation":[{"name":"Dankook University, Yongin, South Korea"}]},{"given":"Donghee","family":"Lee","sequence":"additional","affiliation":[{"name":"University of Seoul, Seoul, South Korea"}]},{"given":"Sam H.","family":"Noh","sequence":"additional","affiliation":[{"name":"Hongik University, Seoul, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2013,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Multi-core http:\/\/www.amd.com.  AMD Multi-core http:\/\/www.amd.com."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM Cortex-A9 Processor http:\/\/www.arm.com.  ARM Cortex-A9 Processor http:\/\/www.arm.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel Multi-core Technology http:\/\/www.intel.com.  Intel Multi-core Technology http:\/\/www.intel.com."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_5_1","unstructured":"Benchmark. Linux Benchmark Suite Home Page. http:\/\/lbs.sourceforge.net\/.  Benchmark. Linux Benchmark Suite Home Page. http:\/\/lbs.sourceforge.net\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","first-page":"295","volume-title":"Proceedings of the Linux Symposium","author":"Bligh M. J.","year":"2004"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2697438.2697656"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015521"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1141277.1141619"},{"key":"e_1_3_2_1_11_1","volume-title":"IBM","author":"Ganesh Balakrishnan B. K.","year":"2010"},{"key":"e_1_3_2_1_12_1","unstructured":"Hewlett-Packard. DDR3 Memory Technology Technology Brief 3rd edition. White paper HP April 2012.  Hewlett-Packard. DDR3 Memory Technology Technology Brief 3rd edition. White paper HP April 2012."},{"key":"e_1_3_2_1_13_1","volume-title":"JEDEC","author":"Standard JEDEC. JEDEC","year":"2012"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_18_1","volume-title":"Micron","author":"Technology Micron","year":"2010"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676786"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/359605.359626"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086725"},{"key":"e_1_3_2_1_24_1","unstructured":"Ramspeed. Ramspeed Benchmark. http:\/\/alasir.com\/software\/ramspeed\/.  Ramspeed. Ramspeed Benchmark. http:\/\/alasir.com\/software\/ramspeed\/."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_27_1","unstructured":"STREAM. STREAM Benchmark. http:\/\/www.cs.virginia.edu\/stream.  STREAM. STREAM Benchmark. http:\/\/www.cs.virginia.edu\/stream."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_29_1","unstructured":"SysBench. Sysbench: A System Performance Benchmark. http:\/\/sysbench.sourceforge.net\/.  SysBench. Sysbench: A System Performance Benchmark. http:\/\/sysbench.sourceforge.net\/."},{"key":"e_1_3_2_1_30_1","unstructured":"UnixBench. UnixBench: A Fundamental High-level Linux Benchmark Suite. http:\/\/www.tux.org\/pub\/tux\/benchmarks\/System\/unixbench\/.  UnixBench. UnixBench: A Fundamental High-level Linux Benchmark Suite. http:\/\/www.tux.org\/pub\/tux\/benchmarks\/System\/unixbench\/."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189222"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"ASPLOS '13: Architectural Support for Programming Languages and Operating Systems","location":"Houston Texas USA","acronym":"ASPLOS '13","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451137","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451116.2451137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:50Z","timestamp":1750220330000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451137"}},"subtitle":["forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems"],"short-title":[],"issued":{"date-parts":[[2013,3,16]]},"references-count":35,"alternative-id":["10.1145\/2451116.2451137","10.1145\/2451116"],"URL":"https:\/\/doi.org\/10.1145\/2451116.2451137","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2490301.2451137","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2499368.2451137","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,3,16]]},"assertion":[{"value":"2013-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}