{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:34Z","timestamp":1772164054345,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,16]],"date-time":"2013-03-16T00:00:00Z","timestamp":1363392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,16]]},"DOI":"10.1145\/2451116.2451143","type":"proceedings-article","created":{"date-parts":[[2013,3,19]],"date-time":"2013-03-19T09:34:53Z","timestamp":1363685693000},"page":"241-252","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Discerning the dominant out-of-order performance advantage"],"prefix":"10.1145","author":[{"given":"Daniel S.","family":"McFarlin","sequence":"first","affiliation":[{"name":"CMU, Pittburgh, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Tucker","sequence":"additional","affiliation":[{"name":"UIUC, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Zilles","sequence":"additional","affiliation":[{"name":"UIUC, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"6584611","article-title":"Critical path optimization--unload hard extended scalar block","author":"Babaian B. A.","year":"2001","unstructured":"B. A. Babaian , S. K. Okunev , and V. Y. Volkonsky . Critical path optimization--unload hard extended scalar block . USPTO 6584611 , 2001 . B. A. Babaian, S. K. Okunev, and V. Y. Volkonsky. Critical path optimization--unload hard extended scalar block. USPTO 6584611, 2001.","journal-title":"USPTO"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.4"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.144974"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452021"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-47847-7_27"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123471"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016606"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_10_1","volume-title":"Inside Intel Core Microarchitecture and Smart Memory Access. Intel Whitepaper","author":"Doweck J.","year":"2006","unstructured":"J. Doweck . Inside Intel Core Microarchitecture and Smart Memory Access. Intel Whitepaper , 2006 . J. Doweck. Inside Intel Core Microarchitecture and Smart Memory Access. Intel Whitepaper, 2006."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977672"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264126"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 34th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"B. Fahs","year":"2001","unstructured":"B. Fahs et al. Performance Characterization of a Hardware Framework for Dynamic Optimization . In Proceedings of the 34th Annual IEEE\/ACM International Symposium on Microarchitecture , Dec. 2001 . B. Fahs et al. Performance Characterization of a Hardware Framework for Dynamic Optimization. In Proceedings of the 34th Annual IEEE\/ACM International Symposium on Microarchitecture, Dec. 2001."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 2nd Workshop on Media Processors and DSPs, Micro '00","author":"Fritts J.","year":"2000","unstructured":"J. Fritts and W. Wolf . Evaluation of static and dynamic scheduling for media processors . In Proceedings of the 2nd Workshop on Media Processors and DSPs, Micro '00 , 2000 . J. Fritts and W. Wolf. Evaluation of static and dynamic scheduling for media processors. In Proceedings of the 2nd Workshop on Media Processors and DSPs, Micro '00, 2000."},{"key":"e_1_3_2_1_16_1","volume-title":"Microprocessor Report","author":"Gardner J. S.","year":"2012","unstructured":"J. S. Gardner . Mips aptiv cores hit the mark . Microprocessor Report , May 2012 . J. S. Gardner. Mips aptiv cores hit the mark. Microprocessor Report, May 2012."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508246"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/557517.846855"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_20_1","volume-title":"Microprocessor Report","author":"Halfhill T. R.","year":"2011","unstructured":"T. R. Halfhill . Netlogic doubles up xlp . Microprocessor Report , April 2011 . T. R. Halfhill. Netlogic doubles up xlp. Microprocessor Report, April 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Massachusetts Institute of Technology","author":"Heffernan M.","year":"2007","unstructured":"M. Heffernan . Data-Dependency Graph Transformations for Instruction Scheduling. PhD thesis , Massachusetts Institute of Technology , 2007 . M. Heffernan. Data-Dependency Graph Transformations for Instruction Scheduling. PhD thesis, Massachusetts Institute of Technology, 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.20"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.233000"},{"key":"e_1_3_2_1_24_1","volume-title":"Intel Technical Manual","year":"2012","unstructured":"Intel. Intel 64 and ia-32 architectures optimization reference manual . Intel Technical Manual , 2012 . Intel. Intel 64 and ia-32 architectures optimization reference manual. Intel Technical Manual, 2012."},{"key":"e_1_3_2_1_25_1","volume-title":"Intel Technical Manual","year":"2012","unstructured":"Intel. Intel architecture instruction set extensions programming reference . Intel Technical Manual , 2012 . Intel. Intel architecture instruction set extensions programming reference. Intel Technical Manual, 2012."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605415"},{"key":"e_1_3_2_1_27_1","volume-title":"Transmeta Whitepaper","author":"Klaiber A.","year":"2000","unstructured":"A. Klaiber . The Technology Behind Crusoe Processors . Transmeta Whitepaper , Jan. 2000 . A. Klaiber. The Technology Behind Crusoe Processors. Transmeta Whitepaper, Jan. 2000."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.68"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325140"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1025998"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250684"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/1792354.1792403"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360160"},{"key":"e_1_3_2_1_37_1","volume-title":"Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical report","author":"Ranganathan N.","year":"2002","unstructured":"N. Ranganathan , R. Nagarajan , D. Jimnez , D. Burger , S. W. Keckler , and C. Lin . Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical report , 2002 . N. Ranganathan, R. Nagarajan, D. Jimnez, D. Burger, S. W. Keckler, and C. Lin. Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Technical report, 2002."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/255235.255260"},{"key":"e_1_3_2_1_39_1","first-page":"74","volume-title":"Proceedings of the 2nd AIZU International Symposium on Parallel Algorithms \/ Architecture Synthesis, PAS '97","author":"Rudd K. W.","unstructured":"K. W. Rudd and M. J. Flynn . Instruction-level parallel processorsdynamic and static scheduling tradeoffs . In Proceedings of the 2nd AIZU International Symposium on Parallel Algorithms \/ Architecture Synthesis, PAS '97 , pages 74 --, Washington, DC, USA, 1997. IEEE Computer Society. K. W. Rudd and M. J. Flynn. Instruction-level parallel processorsdynamic and static scheduling tradeoffs. In Proceedings of the 2nd AIZU International Symposium on Parallel Algorithms \/ Architecture Synthesis, PAS '97, pages 74--, Washington, DC, USA, 1997. IEEE Computer Society."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.877948"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176878"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498690.1498694"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143534"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776278"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840406"},{"key":"e_1_3_2_1_48_1","volume-title":"An 8 core 32nm next generation intel itanium processor","author":"Undy S.","year":"2011","unstructured":"S. Undy . Poulson : An 8 core 32nm next generation intel itanium processor , 2011 . S. Undy. Poulson: An 8 core 32nm next generation intel itanium processor, 2011."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088177"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/106975.106991"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.23"}],"event":{"name":"ASPLOS '13: Architectural Support for Programming Languages and Operating Systems","location":"Houston Texas USA","acronym":"ASPLOS '13","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451143","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451116.2451143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:50Z","timestamp":1750220330000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451143"}},"subtitle":["is it speculation or dynamism?"],"short-title":[],"issued":{"date-parts":[[2013,3,16]]},"references-count":49,"alternative-id":["10.1145\/2451116.2451143","10.1145\/2451116"],"URL":"https:\/\/doi.org\/10.1145\/2451116.2451143","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2499368.2451143","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2490301.2451143","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,3,16]]},"assertion":[{"value":"2013-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}