{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:27Z","timestamp":1772164047291,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,16]],"date-time":"2013-03-16T00:00:00Z","timestamp":1363392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,16]]},"DOI":"10.1145\/2451116.2451158","type":"proceedings-article","created":{"date-parts":[[2013,3,19]],"date-time":"2013-03-19T09:34:53Z","timestamp":1363685693000},"page":"395-406","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":173,"title":["OWL"],"prefix":"10.1145","author":[{"given":"Adwait","family":"Jog","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Onur","family":"Kayiran","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Nachiappan","family":"Chidambaram Nachiappan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Asit K.","family":"Mishra","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[{"name":"Intel Labs, Hillsboro, OR, USA"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, University Park, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD. Radeon and FirePro Graphics Cards Nov. 2011.  AMD. Radeon and FirePro Graphics Cards Nov. 2011."},{"key":"e_1_3_2_1_2_1","volume-title":"Oct.","author":"Heterogeneous Computing MD.","year":"2012","unstructured":"A MD. Heterogeneous Computing : OpenCL and the ATI Radeon HD 5870 (Evergreen) Architecture , Oct. 2012 . AMD. Heterogeneous Computing: OpenCL and the ATI Radeon HD 5870 (Evergreen) Architecture, Oct. 2012."},{"key":"e_1_3_2_1_3_1","volume-title":"ISCA","author":"Ausavarungnirun R.","year":"2012","unstructured":"R. Ausavarungnirun , K. K.-W. Chang , L. Subramanian , G. H. Loh , and O. Mutlu . Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems . In ISCA , 2012 . R. Ausavarungnirun, K. K.-W. Chang, L. Subramanian, G. H. Loh, and O. Mutlu. Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems. In ISCA, 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375562"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_14"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063400"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.141"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014893"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155655"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.33"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752653"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"e_1_3_2_1_26_1","volume-title":"HPCA","author":"Kim Y.","year":"2010","unstructured":"Y. Kim , D. Han , O. Mutlu , and M. Harchol-Balter . ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers . In HPCA , 2010 . Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter. ATLAS: A Scalable and High-performance Scheduling Algorithm for Multiple Memory Controllers. In HPCA, 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"e_1_3_2_1_28_1","volume-title":"Programming Massively Parallel Processors","author":"Kirk D.","year":"2010","unstructured":"D. Kirk and Wen-mei. W. Hwu . Programming Massively Parallel Processors . 2010 . D. Kirk and Wen-mei. W. Hwu. Programming Massively Parallel Processors. 2010."},{"key":"e_1_3_2_1_29_1","volume-title":"Amd's Fusion Finally Arrives. MPR","author":"Krewell K.","year":"2011","unstructured":"K. Krewell . Amd's Fusion Finally Arrives. MPR , 2011 . K. Krewell. Amd's Fusion Finally Arrives. MPR, 2011."},{"key":"e_1_3_2_1_30_1","volume-title":"Ivy Bridge Improves Graphics. MPR","author":"Krewell K.","year":"2011","unstructured":"K. Krewell . Ivy Bridge Improves Graphics. MPR , 2011 . K. Krewell. Ivy Bridge Improves Graphics. MPR, 2011."},{"key":"e_1_3_2_1_31_1","volume-title":"MPR","author":"Krewell K.","year":"2011","unstructured":"K. Krewell . Most Significant Bits . MPR , 2011 . K. Krewell. Most Significant Bits. MPR, 2011."},{"key":"e_1_3_2_1_32_1","volume-title":"MPR","author":"Krewell K.","year":"2012","unstructured":"K. Krewell . Nvidia Lowers the Heat on Kepler . MPR , 2012 . K. Krewell. Nvidia Lowers the Heat on Kepler. MPR, 2012."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.32"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.44"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_38_1","volume-title":"USENIX SECURITY","author":"Moscibroda T.","year":"2007","unstructured":"T. Moscibroda and O. Mutlu . Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems . In USENIX SECURITY , 2007 . T. Moscibroda and O. Mutlu. Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems. In USENIX SECURITY, 2007."},{"key":"e_1_3_2_1_39_1","unstructured":"A. Munshi. The OpenCL Specification June 2011.  A. Munshi. The OpenCL Specification June 2011."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370886"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_46_1","volume-title":"Oct.","author":"NVIDIA.","year":"2010","unstructured":"NVIDIA. CUDA C Programming Guide , Oct. 2010 . NVIDIA. CUDA C Programming Guide, Oct. 2010."},{"key":"e_1_3_2_1_47_1","unstructured":"NVIDIA. CUDA C\/C++ SDK code samples 2011.  NVIDIA. CUDA C\/C++ SDK code samples 2011."},{"key":"e_1_3_2_1_48_1","volume-title":"Nov.","author":"NVIDIA.","year":"2011","unstructured":"NVIDIA. Fermi: NVIDIA's Next Generation CUDA Compute Architecture , Nov. 2011 . NVIDIA. Fermi: NVIDIA's Next Generation CUDA Compute Architecture, Nov. 2011."},{"key":"e_1_3_2_1_49_1","volume-title":"CAPRI: Prediction of Compaction-Adequacy for Handling Control-Divergence in GPGPU Architectures. In ISCA","author":"Rhu M.","year":"2012","unstructured":"M. Rhu and M. Erez . CAPRI: Prediction of Compaction-Adequacy for Handling Control-Divergence in GPGPU Architectures. In ISCA 2012 . M. Rhu and M. Erez. CAPRI: Prediction of Compaction-Adequacy for Handling Control-Divergence in GPGPU Architectures. In ISCA 2012."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_53_1","volume-title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","author":"Stratton J. A.","year":"2012","unstructured":"J. A. Stratton Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing . 2012 . J. A. Stratton et al. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. 2012."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854336"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195583"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"e_1_3_2_1_59_1","first-page":"630","article-title":"Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order","volume":"5","author":"Zuravleff W. K.","year":"1997","unstructured":"W. K. Zuravleff and T. Robinson . Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order . U.S. Patent Number 5 , 630 ,096, 1997 . W. K. Zuravleff and T. Robinson. Controller for a Synchronous DRAM that Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued Out of Order. U.S. Patent Number 5,630,096, 1997.","journal-title":"U.S. Patent Number"}],"event":{"name":"ASPLOS '13: Architectural Support for Programming Languages and Operating Systems","location":"Houston Texas USA","acronym":"ASPLOS '13","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451158","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451116.2451158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:50Z","timestamp":1750220330000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451158"}},"subtitle":["cooperative thread array aware scheduling techniques for improving GPGPU performance"],"short-title":[],"issued":{"date-parts":[[2013,3,16]]},"references-count":58,"alternative-id":["10.1145\/2451116.2451158","10.1145\/2451116"],"URL":"https:\/\/doi.org\/10.1145\/2451116.2451158","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2499368.2451158","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2490301.2451158","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,3,16]]},"assertion":[{"value":"2013-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}