{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:11Z","timestamp":1772164031911,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,16]],"date-time":"2013-03-16T00:00:00Z","timestamp":1363392000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,16]]},"DOI":"10.1145\/2451116.2451174","type":"proceedings-article","created":{"date-parts":[[2013,3,19]],"date-time":"2013-03-19T09:34:53Z","timestamp":1363685693000},"page":"535-548","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Volition"],"prefix":"10.1145","author":[{"given":"Xuehai","family":"Qian","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Sahelices","sequence":"additional","affiliation":[{"name":"Universidad de Valladolid, Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"CheckFence at SourceForge. http:\/\/sourceforge.net\/projects\/checkfence\/.  CheckFence at SourceForge. http:\/\/sourceforge.net\/projects\/checkfence\/."},{"key":"e_1_3_2_1_2_1","volume-title":"An Evaluation of Directory Schemes for Cache Coherence. In International Symposium on Computer Architecture","author":"Agarwal A.","year":"1988","unstructured":"A. Agarwal , R. Simoni , J. Hennessy , and M. Horowitz . An Evaluation of Directory Schemes for Cache Coherence. In International Symposium on Computer Architecture , May 1988 . A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz. An Evaluation of Directory Schemes for Cache Coherence. In International Symposium on Computer Architecture, May 1988."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/11841036_61"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250737"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_12"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1987389.1987393"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_9_1","volume-title":"Fast Complete Memory Consistency Verification. In International Symposium on High Performance Computer Architecture","author":"Chen Y.","year":"2009","unstructured":"Y. Chen , L. Yi , W. Hu , T. Chen , H. Shen , P. Wang , and H. Pan . Fast Complete Memory Consistency Verification. In International Symposium on High Performance Computer Architecture , Feb 2009 . Y. Chen, L. Yi, W. Hu, T. Chen, H. Shen, P. Wang, and H. Pan. Fast Complete Memory Consistency Verification. In International Symposium on High Performance Computer Architecture, Feb 2009."},{"key":"e_1_3_2_1_10_1","volume-title":"DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. In International Symposium on High Performance Computer Architecture","author":"Deorio A.","year":"2009","unstructured":"A. Deorio , I. Wagner , and V. Bertacco . DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. In International Symposium on High Performance Computer Architecture , Feb 2009 . A. Deorio, I.Wagner, and V. Bertacco. DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. In International Symposium on High Performance Computer Architecture, Feb 2009."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.29"},{"key":"e_1_3_2_1_12_1","volume-title":"Operating System Design and Implementation","author":"Erickson J.","year":"2010","unstructured":"J. Erickson , M. Musuvathi , S. Burckhardt , and K. Olynyk . Effective Data-race Detection for the Kernel . In Operating System Design and Implementation , Feb 2010 . J. Erickson, M. Musuvathi, S. Burckhardt, and K. Olynyk. Effective Data-race Detection for the Kernel. In Operating System Design and Implementation, Feb 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782854"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/113379.113408"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300993"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0136"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.947002"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854312"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151006"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815987"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806636"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.25"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.41"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250738"},{"key":"e_1_3_2_1_26_1","volume-title":"January","author":"Renau J.","year":"2005","unstructured":"J. Renau , B. Fraguela , J. Tuck , W. Liu , M. Prvulovic , L. Ceze , S. Sarangi , P. Sack , K. Strauss , and P. Montesinos . SESC Simulator , January 2005 . http:\/\/sesc.sourceforge.net. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator, January 2005. http:\/\/sesc.sourceforge.net."},{"key":"e_1_3_2_1_27_1","volume-title":"Double-Checked Locking: An Optimization Pattern for Efficiently Initializing and Accessing Thread-safe Objects. In Patt. Lang. of Prog. Des. Conf.","author":"Schmidt D. C.","year":"1996","unstructured":"D. C. Schmidt and T. Harrison . Double-Checked Locking: An Optimization Pattern for Efficiently Initializing and Accessing Thread-safe Objects. In Patt. Lang. of Prog. Des. Conf. , 1996 . D. C. Schmidt and T. Harrison. Double-Checked Locking: An Optimization Pattern for Efficiently Initializing and Accessing Thread-safe Objects. In Patt. Lang. of Prog. Des. Conf., 1996."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065947"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993534"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"}],"event":{"name":"ASPLOS '13: Architectural Support for Programming Languages and Operating Systems","location":"Houston Texas USA","acronym":"ASPLOS '13","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451174","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451116.2451174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:18:50Z","timestamp":1750220330000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451116.2451174"}},"subtitle":["scalable and precise sequential consistency violation detection"],"short-title":[],"issued":{"date-parts":[[2013,3,16]]},"references-count":31,"alternative-id":["10.1145\/2451116.2451174","10.1145\/2451116"],"URL":"https:\/\/doi.org\/10.1145\/2451116.2451174","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2499368.2451174","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2490301.2451174","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,3,16]]},"assertion":[{"value":"2013-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}