{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:59Z","timestamp":1750306919550,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,24]],"date-time":"2013-03-24T00:00:00Z","timestamp":1364083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,24]]},"DOI":"10.1145\/2451916.2451927","type":"proceedings-article","created":{"date-parts":[[2013,3,25]],"date-time":"2013-03-25T14:14:26Z","timestamp":1364220866000},"page":"43-49","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["SRAM dynamic stability verification by reachability analysis with consideration of threshold voltage variation"],"prefix":"10.1145","author":[{"given":"Yang","family":"Song","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Sai Manoj","family":"Pudukotai Dinakarrao","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore, Singapore"}]},{"given":"Guoyong","family":"Shi","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2013,3,24]]},"reference":[{"key":"e_1_3_2_1_1_1","author":"Seevinck E.","year":"1987","unstructured":"E. Seevinck , F. J. List , and J. Lohstroh . Static-noise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits (JSSC) , Jan. 1987 . E. Seevinck, F. J. List, and J. Lohstroh. Static-noise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits (JSSC), Jan. 1987.","journal-title":"Static-noise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_2_1","author":"Grossar E.","year":"2006","unstructured":"E. Grossar , M. Stucchi , K. Maex , and W. Dehaene . Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE Journal of Solid-State Circuits (JSSC) , Nov. 2006 . E. Grossar, M. Stucchi, K. Maex, and W. Dehaene. Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE Journal of Solid-State Circuits (JSSC), Nov. 2006.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560259"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE International Conf. on ASIC (ASICON)","author":"Yu H.","year":"2009","unstructured":"H. Yu and S. X.-D. Tan . Recent advance in computational prototyping for analysis of high-performance analog\/rf ics . In IEEE International Conf. on ASIC (ASICON) , Oct. 2009 . H. Yu and S. X.-D. Tan. Recent advance in computational prototyping for analysis of high-performance analog\/rf ics. In IEEE International Conf. on ASIC (ASICON), Oct. 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001941"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2071356.2071366"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405720"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509456.1509544"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-31954-2_19"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2132325.2132473"},{"key":"e_1_3_2_1_13_1","volume-title":"Verifying analog oscillator circuits using forward\/backward abstraction refinement","author":"Frehse G.","year":"2006","unstructured":"G. Frehse , B. H. Krogh , and R. A. Rutenbar . Verifying analog oscillator circuits using forward\/backward abstraction refinement . In IEEE Design, Automation and Test in Europe (DATE) , Mar. 2006 . G. Frehse, B. H. Krogh, and R. A. Rutenbar. Verifying analog oscillator circuits using forward\/backward abstraction refinement. In IEEE Design, Automation and Test in Europe (DATE), Mar. 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509691"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2008.4738704"},{"key":"e_1_3_2_1_16_1","unstructured":"M. Kvasnica P. Grieder and M. Baoti\u0107. Multi Parametric  M. Kvasnica P. Grieder and M. Baoti\u0107. Multi Parametric"}],"event":{"name":"ISPD'13: International Symposium on Physical Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Stateline Nevada USA","acronym":"ISPD'13"},"container-title":["Proceedings of the 2013 ACM International symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451916.2451927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451916.2451927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:19Z","timestamp":1750235719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451916.2451927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,24]]},"references-count":15,"alternative-id":["10.1145\/2451916.2451927","10.1145\/2451916"],"URL":"https:\/\/doi.org\/10.1145\/2451916.2451927","relation":{},"subject":[],"published":{"date-parts":[[2013,3,24]]},"assertion":[{"value":"2013-03-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}