{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:59Z","timestamp":1750306919144,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,3,24]],"date-time":"2013-03-24T00:00:00Z","timestamp":1364083200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,3,24]]},"DOI":"10.1145\/2451916.2451928","type":"proceedings-article","created":{"date-parts":[[2013,3,25]],"date-time":"2013-03-25T14:14:26Z","timestamp":1364220866000},"page":"50-57","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["PushPull"],"prefix":"10.1145","author":[{"given":"Yu-Ming","family":"Yang","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"given":"Sung-Ting","family":"Ho","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2013,3,24]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/956417.956571"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/ISSCC.2008.4523226"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"e_1_3_2_1_4_1","first-page":"18","volume-title":"IEEE JSSC","volume":"46","author":"Bull D.","year":"2011"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/JSSC.2010.2089657"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.5555\/259794.259821"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/12.55696"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ISCAS.1994.408825"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1278480.1278720"},{"key":"e_1_3_2_1_10_1","first-page":"541","article-title":"Clock skew scheduling with delay padding for prescribed skew domains","author":"Lin C.","year":"2007","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_11_1","first-page":"990","article-title":"Hold time error correction method and correction program for integrated circuits","volume":"6","author":"Yoshikawa S.","year":"2006","journal-title":"US Patent"},{"key":"e_1_3_2_1_12_1","first-page":"278","article-title":"Method and apparatus for fixing hold time violations in a circuit design","volume":"7","author":"Sun Y.","year":"2007","journal-title":"US Patent"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/2024724.2024760"},{"key":"e_1_3_2_1_14_1","first-page":"456","article-title":"Simple and accurate models for capacitance increment due to metal fill insertion","author":"Kim Y.","year":"2007","journal-title":"ASP-DAC"},{"unstructured":"Liberty library modeling: The semiconductor industry's most widely used library modeling standard. http:\/\/www.opensourceliberty.org\/.  Liberty library modeling: The semiconductor industry's most widely used library modeling standard. http:\/\/www.opensourceliberty.org\/.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"530","volume-title":"ICCAD","author":"Lin Y.-P.","year":"2007"},{"volume-title":"Springer-Verlag","year":"2006","author":"Hachtel G. D.","key":"e_1_3_2_1_17_1"},{"volume-title":"Addison Wesley","year":"2006","author":"Kleinberg J.","key":"e_1_3_2_1_18_1"},{"unstructured":"IWLS 2005 benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html.  IWLS 2005 benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html.","key":"e_1_3_2_1_19_1"},{"unstructured":"Synopsys Design Compiler. http:\/\/www.synopsys.com.  Synopsys Design Compiler. http:\/\/www.synopsys.com.","key":"e_1_3_2_1_20_1"},{"unstructured":"Cadence SoC Encounter. http:\/\/www.cadence.com.  Cadence SoC Encounter. http:\/\/www.cadence.com.","key":"e_1_3_2_1_21_1"},{"unstructured":"IBM ILOG CPLEX Optimizer. http:\/\/www.ilog.com\/products\/cplex\/.  IBM ILOG CPLEX Optimizer. http:\/\/www.ilog.com\/products\/cplex\/.","key":"e_1_3_2_1_22_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD'13","name":"ISPD'13: International Symposium on Physical Design","location":"Stateline Nevada USA"},"container-title":["Proceedings of the 2013 ACM International symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451916.2451928","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2451916.2451928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:19Z","timestamp":1750235719000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2451916.2451928"}},"subtitle":["short path padding for timing error resilient circuits"],"short-title":[],"issued":{"date-parts":[[2013,3,24]]},"references-count":22,"alternative-id":["10.1145\/2451916.2451928","10.1145\/2451916"],"URL":"https:\/\/doi.org\/10.1145\/2451916.2451928","relation":{},"subject":[],"published":{"date-parts":[[2013,3,24]]},"assertion":[{"value":"2013-03-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}