{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:23Z","timestamp":1750306883072,"version":"3.41.0"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Hellenic and European Regional Development Fund","award":["ESPA 2007-2013 (MICRO2-SE-G)"],"award-info":[{"award-number":["ESPA 2007-2013 (MICRO2-SE-G)"]}]},{"name":"Greek national funds"},{"name":"Public Welfare Foundation \u201cPropondis\u201d research funds"},{"DOI":"10.13039\/501100004895","name":"European Social Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2013,5]]},"abstract":"<jats:p>A systematic methodology for near-optimal software\/hardware codesign mapping onto an FPGA platform with microprocessor and HW accelerators is proposed. The mapping steps deal with the inter-organization, the foreground memory management, and the datapath mapping. A step is described by parameters and equations combined in a scalable template. Mapping decisions are propagated as design constraints to prune suboptimal options in next steps. Several performance-area Pareto points are produced by instantiating the parameters. To evaluate our methodology we map a real-time bio-imaging application and loop-dominated benchmarks.<\/jats:p>","DOI":"10.1145\/2459316.2459317","type":"journal-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T12:30:25Z","timestamp":1367584225000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints"],"prefix":"10.1145","volume":"10","author":[{"given":"Angeliki","family":"Kritikakou","sequence":"first","affiliation":[{"name":"University of Patras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"Katholieke Universiteit Leuven"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George S.","family":"Athanasiou","sequence":"additional","affiliation":[{"name":"University of Patras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilios","family":"Kelefouras","sequence":"additional","affiliation":[{"name":"University of Patras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas","family":"Goutis","sequence":"additional","affiliation":[{"name":"University of Patras"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297683"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02577864"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/504709.504710"},{"key":"e_1_2_1_7_1","unstructured":"Criticalblue. 2012. Criticalblue cascade programmable application coprocessor generation. http:\/\/www.criticalblue.com.  Criticalblue. 2012. Criticalblue cascade programmable application coprocessor generation. http:\/\/www.criticalblue.com."},{"key":"e_1_2_1_8_1","unstructured":"Demiris A. and Blionas S. 2011. Integrated system for the visual control quantitative and qualitative flow measurement in microfluidics. Hellinic Industrial Property Organisation patent 20110100390.  Demiris A. and Blionas S. 2011. Integrated system for the visual control quantitative and qualitative flow measurement in microfluidics. Hellinic Industrial Property Organisation patent 20110100390."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008191708726"},{"volume-title":"Proceedings of the International Conference on Field Programming Logic and Applications. IEEE, 1--6.","author":"Dimond R.","key":"e_1_2_1_10_1","unstructured":"Dimond , R. , Mencer , O. , and Luk , W . 2005. Custard - A customisable threaded fpga soft processor and tools . In Proceedings of the International Conference on Field Programming Logic and Applications. IEEE, 1--6. Dimond, R., Mencer, O., and Luk, W. 2005. Custard - A customisable threaded fpga soft processor and tools. In Proceedings of the International Conference on Field Programming Logic and Applications. IEEE, 1--6."},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE, 145--152","author":"Ferrandi F.","key":"e_1_2_1_11_1","unstructured":"Ferrandi , F. , Lanzi , P. L. , Palermo , G. , Pilato , C. , Sciuto ., and Tumeo , A . 2007. An evolutionary approach to area-time optimization of fpga designs . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE, 145--152 . Ferrandi, F., Lanzi, P. L., Palermo, G., Pilato, C., Sciuto., and Tumeo, A. 2007. An evolutionary approach to area-time optimization of fpga designs. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. IEEE, 145--152."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.16"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.661251"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1369396.1369402"},{"key":"e_1_2_1_15_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"2006","unstructured":"Hennessy , J. and Patterson , D . 2006 . Computer Architecture: A Quantitative Approach 4 th Ed. Morgan Kaufmann Publishers , San Francisco, CA . Hennessy, J. and Patterson, D. 2006. Computer Architecture: A Quantitative Approach 4th Ed. Morgan Kaufmann Publishers, San Francisco, CA.","edition":"4"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941089"},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 177--184","author":"Jozwiak L.","key":"e_1_2_1_17_1","unstructured":"Jozwiak , L. , Gawlowski , D. , and Slusarczyk , A . 2006. Multi-objective optimal controller synthesis for heterogeneous embedded systems . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 177--184 . Jozwiak, L., Gawlowski, D., and Slusarczyk, A. 2006. Multi-objective optimal controller synthesis for heterogeneous embedded systems. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. 177--184."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086711"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356065"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2009.11.004"},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 15--22","author":"Kritikakou A.","key":"e_1_2_1_21_1","unstructured":"Kritikakou , A. , Catthoor , F. , Athanasiou , G. S. , Kelefouras , V. , and Goutis , C . 2012. A template-based methodology for efficient microprocessor and fpga accelerator co-design . In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 15--22 . Kritikakou, A., Catthoor, F., Athanasiou, G. S., Kelefouras, V., and Goutis, C. 2012. A template-based methodology for efficient microprocessor and fpga accelerator co-design. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS). 15--22."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431213"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Conference on Field Programmable Gate Arrays.","volume":"2778","author":"Liao J.","unstructured":"Liao , J. , Wong , W.-F. , and Mitra , T . 2003. A model for hardware realization of kernel loops . In Proceedings of the International Conference on Field Programmable Gate Arrays. Vol. 2778 , Springer, 334--344. Liao, J., Wong, W.-F., and Mitra, T. 2003. A model for hardware realization of kernel loops. In Proceedings of the International Conference on Field Programmable Gate Arrays. Vol. 2778, Springer, 334--344."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403391"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521151"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1233748.1233750"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"e_1_2_1_31_1","unstructured":"Pouchet L.-N. etal 2012. Polybenchmarks benchmark suite. http:\/\/www.cse.ohio-state.edu\/~pouchet\/software\/polybench\/.  Pouchet L.-N. et al. 2012. Polybenchmarks benchmark suite. http:\/\/www.cse.ohio-state.edu\/~pouchet\/software\/polybench\/."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968355"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDIP.2009.81"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233553"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508149"},{"key":"e_1_2_1_36_1","unstructured":"Synopsys. 2012. Synopsys synphony - high level synthesis solution. http:\/\/www.synopsys.com.  Synopsys. 2012. Synopsys synphony - high level synthesis solution. http:\/\/www.synopsys.com."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004482"},{"key":"e_1_2_1_38_1","unstructured":"Xilinx. 2011. Logicore ip multi-port memory controller.  Xilinx. 2011. Logicore ip multi-port memory controller."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2459316.2459317","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2459316.2459317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:38Z","timestamp":1750234718000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2459316.2459317"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":38,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,5]]}},"alternative-id":["10.1145\/2459316.2459317"],"URL":"https:\/\/doi.org\/10.1145\/2459316.2459317","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2013,5]]},"assertion":[{"value":"2012-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}