{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:45Z","timestamp":1759147425680,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488754","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Aging-aware compiler-directed VLIW assignment for GPGPU architectures"],"prefix":"10.1145","author":[{"given":"Abbas","family":"Rahimi","sequence":"first","affiliation":[{"name":"CSE, UC San Diego, La Jolla, CA"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"DEIS, University of Bologna, Bologna, Italy"}]},{"given":"Rajesh K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"CSE, UC San Diego, La Jolla, CA"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"489","article-title":"Underdesigned and Opportunistic Computing in Presence of Hardware Variability","author":"Gupta P.","year":"2012","unstructured":"P. Gupta , , \" Underdesigned and Opportunistic Computing in Presence of Hardware Variability ,\" IEEE Trans. on CAD of Integrated Circuits and Systems , pp. 489 -- 499 , 2012 . P. Gupta, et al., \"Underdesigned and Opportunistic Computing in Presence of Hardware Variability,\" IEEE Trans. on CAD of Integrated Circuits and Systems, pp. 489--499, 2012.","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167712"},{"key":"e_1_3_2_1_4_1","first-page":"196","volume-title":"IEEE Reliability Physics Symposium","author":"Chen G.","year":"2003","unstructured":"G. Chen , Dynamic NBTI of PMOS transistors and its impact on device lifetime,\" Proc . IEEE Reliability Physics Symposium , pp. 196 -- 202 , 2003 . G. Chen, et al., \"Dynamic NBTI of PMOS transistors and its impact on device lifetime,\" Proc. IEEE Reliability Physics Symposium, pp. 196--202, 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. IEEE Reliability Physics Symposium","author":"Chakravarthi S.","year":"2004","unstructured":"S. Chakravarthi , A Comprehensive Framework for Predictive Modeling of Negative Bias Temperature Instability ,\" Proc. IEEE Reliability Physics Symposium , April 2004 . S. Chakravarthi, et al., \"A Comprehensive Framework for Predictive Modeling of Negative Bias Temperature Instability,\" Proc. IEEE Reliability Physics Symposium, April 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233601"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"e_1_3_2_1_8_1","first-page":"189","volume-title":"IEEE CICC","author":"Bhardwaj S.","year":"2006","unstructured":"S. Bhardwaj , modeling of the NBTI effect for reliable design,\" Proc . IEEE CICC , pp. 189 -- 192 , 2006 . S. Bhardwaj, et al., \"Predictive modeling of the NBTI effect for reliable design,\" Proc. IEEE CICC, pp. 189--192, 2006."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"e_1_3_2_1_11_1","unstructured":"AMD Corporation. ATI Radeon HD 5870 Graphics.  AMD Corporation. ATI Radeon HD 5870 Graphics."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163894"},{"key":"e_1_3_2_1_13_1","volume-title":"Hierarchically Focused Guardbanding: An Adaptive Approach to Mitigate PVT Variations and Aging,\" Proc","author":"Rahimi A.","year":"2013","unstructured":"A. Rahimi , , \" Hierarchically Focused Guardbanding: An Adaptive Approach to Mitigate PVT Variations and Aging,\" Proc . ACM\/IEEE DATE , 2013 . A. Rahimi, et al., \"Hierarchically Focused Guardbanding: An Adaptive Approach to Mitigate PVT Variations and Aging,\" Proc. ACM\/IEEE DATE, 2013."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. ACM\/IEEE DATE","author":"Paterna F.","year":"2009","unstructured":"F. Paterna , Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip,\" Proc. ACM\/IEEE DATE , 2009 . F. Paterna, et al., \"Adaptive Idleness Distribution for Non-Uniform Aging Tolerance in MultiProcessor Systems-on-Chip,\" Proc. ACM\/IEEE DATE, 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_3_2_1_18_1","volume-title":"On the efficacy of NBTI mitigation techniques,\" Proc","author":"Chan T.","year":"2011","unstructured":"T. Chan , , \" On the efficacy of NBTI mitigation techniques,\" Proc . ACM\/IEEE DATE , 2011 . T. Chan, et al., \"On the efficacy of NBTI mitigation techniques,\" Proc. ACM\/IEEE DATE, 2011."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762740"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.37"},{"key":"e_1_3_2_1_21_1","first-page":"218","volume-title":"Proc. IEEE\/ACM DATE","author":"Firouzi F.","year":"2012","unstructured":"F. Firouzi , NBTI Mitigation by Optimized NOP Assignment and Insertion,\" Proc. IEEE\/ACM DATE , pp. 218 -- 223 , 2012 . F. Firouzi, et al., \"NBTI Mitigation by Optimized NOP Assignment and Insertion,\" Proc. IEEE\/ACM DATE, pp. 218--223, 2012."},{"key":"e_1_3_2_1_22_1","first-page":"33","volume-title":"IEEE ISQED","author":"Ahmed F.","year":"2012","unstructured":"F. Ahmed , compiler-directed register assignment for embedded systems,\" Proc . IEEE ISQED , pp. 33 -- 40 , 2012 . F. Ahmed, et al., \"Wearout-aware compiler-directed register assignment for embedded systems,\" Proc. IEEE ISQED, pp.33--40, 2012."},{"key":"e_1_3_2_1_23_1","first-page":"546","volume-title":"Proc. IEEE\/ACM DATE","author":"Wang S.","year":"2012","unstructured":"S. Wang , Low Power Aging-Aware Register File Design by Duty Cycle Balancing ,\" Proc. IEEE\/ACM DATE , pp. 546 -- 549 , 2012 . S. Wang, et al., \"Low Power Aging-Aware Register File Design by Duty Cycle Balancing,\" Proc. IEEE\/ACM DATE, pp. 546--549, 2012."},{"key":"e_1_3_2_1_24_1","article-title":"Design Techniques for NBTI-Tolerant Power-Gating Architectures","author":"Calimera A.","year":"2012","unstructured":"A. Calimera , , \" Design Techniques for NBTI-Tolerant Power-Gating Architectures ,\" IEEE Transactions on Circuits and Systems II , April 2012 . A. Calimera, et al., \"Design Techniques for NBTI-Tolerant Power-Gating Architectures,\" IEEE Transactions on Circuits and Systems II, April 2012.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"e_1_3_2_1_25_1","first-page":"735","article-title":"An efficient method to identify critical gates under circuit aging","author":"Wang W.","year":"2007","unstructured":"W. Wang , , \" An efficient method to identify critical gates under circuit aging ,\" Proc. IEEE\/ACM ICCAD , pp. 735 -- 740 , 2007 . W. Wang, et al., \"An efficient method to identify critical gates under circuit aging,\" Proc. IEEE\/ACM ICCAD, pp.735--740, 2007.","journal-title":"Proc. IEEE\/ACM ICCAD"},{"key":"e_1_3_2_1_26_1","unstructured":"AMD Evergreen Family Instruction Set Architecture 2011.  AMD Evergreen Family Instruction Set Architecture 2011."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031813"},{"key":"e_1_3_2_1_28_1","unstructured":"Multi2Sim {Online}. Available: http:\/\/www.multi2sim.org\/  Multi2Sim {Online}. Available: http:\/\/www.multi2sim.org\/"},{"key":"e_1_3_2_1_29_1","unstructured":"AMD APP SDK 2.5 {online }. Available: www.amd.com\/stream\/  AMD APP SDK 2.5 {online }. Available: www.amd.com\/stream\/"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488754","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488754"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":29,"alternative-id":["10.1145\/2463209.2488754","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488754","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}