{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:53Z","timestamp":1750306973658,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488761","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["XDRA"],"prefix":"10.1145","author":[{"given":"Su Myat","family":"Min","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Haris","family":"Javaid","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2849-1","volume-title":"Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design.","author":"Catthoor F.","year":"1998","unstructured":"F. Catthoor , E. d. Greef, and S. Suytack , Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Norwell, MA, USA : Kluwer Academic Publishers , 1998 . F. Catthoor, E. d. Greef, and S. Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Norwell, MA, USA: Kluwer Academic Publishers, 1998."},{"key":"e_1_3_2_1_2_1","unstructured":"I. Micron \"Micron ddr3.\" http:\/\/www.micron.com\/products\/dram\/ddr3\/.  I. Micron \"Micron ddr3.\" http:\/\/www.micron.com\/products\/dram\/ddr3\/."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.11"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840930"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/605459.605461"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1870926.1871044"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006227"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"e_1_3_2_1_10_1","first-page":"159","volume-title":"HPCA '01","author":"Delaluz V.","unstructured":"V. Delaluz , M. Kandemir , N. Vijaykrishnan , A. Sivasubramaniam , and M. J. Irwin , \" Dram energy management using software and hardware directed power mode control,\" in Proceedings of the 7th International Symposium on High-Performance Computer Architecture , HPCA '01 , pp. 159 --, IEEE Computer Society, 2001. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin, \"Dram energy management using software and hardware directed power mode control,\" in Proceedings of the 7th International Symposium on High-Performance Computer Architecture, HPCA '01, pp. 159--, IEEE Computer Society, 2001."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_12_1","first-page":"305","volume-title":"A comprehensive approach to dram power management,\" in HPCA","author":"Hur I.","year":"2008","unstructured":"I. Hur and C. Lin , \" A comprehensive approach to dram power management,\" in HPCA , pp. 305 -- 316 , 2008 . I. Hur and C. Lin, \"A comprehensive approach to dram power management,\" in HPCA, pp. 305--316, 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375540"},{"key":"e_1_3_2_1_14_1","first-page":"94","volume-title":"IEEE International Symposium on","author":"Lin J.","year":"2007","unstructured":"J. Lin , H. Zheng , Z. Zhu , Z. Zhang , and H. David , \" Dram-level prefetching for fully-buffered dimm: Design, performance and power saving,\" in Performance Analysis of Systems Software , IEEE International Symposium on , pp. 94 -- 104 , 2007 . J. Lin, H. Zheng, Z. Zhu, Z. Zhang, and H. David, \"Dram-level prefetching for fully-buffered dimm: Design, performance and power saving,\" in Performance Analysis of Systems Software, IEEE International Symposium on, pp. 94--104, 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347377"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1008"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996596"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1111320.1111055"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3799-8","volume-title":"The Design and Analysis of Computer Experiments","author":"Santner T. J.","year":"2003","unstructured":"T. J. Santner , W. B. , and N. W. , The Design and Analysis of Computer Experiments . Springer-Verlag , 2003 . T. J. Santner, W. B., and N. W., The Design and Analysis of Computer Experiments. Springer-Verlag, 2003."},{"key":"e_1_3_2_1_22_1","unstructured":"HP \"Cacti 6.5.\" http:\/\/www.hpl.hp.com\/research\/cacti\/.  HP \"Cacti 6.5.\" http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837307"},{"key":"e_1_3_2_1_24_1","volume-title":"Computer Architecture","author":"Hennessy J. L.","year":"2006","unstructured":"J. L. Hennessy and D. A. Patterson , Computer Architecture , Fourth Edition: A Quantitative Approach . San Francisco, CA, USA : Morgan Kaufmann Publishers Inc ., 2006 . J. L. Hennessy and D. A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2006."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.36"},{"key":"e_1_3_2_1_26_1","unstructured":"Tensilica Inc. \"Xtensa Configurable Processors.\" http:\/\/www.tensilica.com.  Tensilica Inc. \"Xtensa Configurable Processors.\" http:\/\/www.tensilica.com."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_3_2_1_28_1","unstructured":"A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation.\" http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf.  A. Jaleel \"Memory characterization of workloads using instrumentation-driven simulation.\" http:\/\/www.jaleels.org\/ajaleel\/workload\/SPECanalysis.pdf."},{"key":"e_1_3_2_1_29_1","article-title":"Memory Behavior of the SPEC2000 Bechmark Suite,\" tech. rep","author":"Sair S.","year":"2000","unstructured":"S. Sair and M. Charney , \" Memory Behavior of the SPEC2000 Bechmark Suite,\" tech. rep ., IBM T. J. Watson Research Center , Oct 2000 . S. Sair and M. Charney, \"Memory Behavior of the SPEC2000 Bechmark Suite,\" tech. rep., IBM T. J. Watson Research Center, Oct 2000.","journal-title":"IBM T. J. Watson Research Center"},{"key":"e_1_3_2_1_30_1","volume-title":"Response surface methodology for simulating hedging and trading strategies,\" in Simulation Conference","author":"Baysal R.","year":"2008","unstructured":"R. Baysal , B. Nelson , and J. Staum , \" Response surface methodology for simulating hedging and trading strategies,\" in Simulation Conference , 2008 , dec. 2008. R. Baysal, B. Nelson, and J. Staum, \"Response surface methodology for simulating hedging and trading strategies,\" in Simulation Conference, 2008, dec. 2008."},{"key":"e_1_3_2_1_31_1","unstructured":"\"Kriging toolbox for matlab.\" http:\/\/www2.imm.dtu.dk\/hbni\/dace\/.  \"Kriging toolbox for matlab.\" http:\/\/www2.imm.dtu.dk\/hbni\/dace\/."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002459"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008306431147"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488761","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488761"}},"subtitle":["exploration and optimization of last-level cache for energy reduction in DDR DRAMs"],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":33,"alternative-id":["10.1145\/2463209.2488761","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488761","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}