{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:53Z","timestamp":1750306973598,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488769","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["GPU-based n-detect transition fault ATPG"],"prefix":"10.1145","author":[{"given":"Kuan-Yu","family":"Liao","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng-Chang","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/648021.746283"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.57"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.108056"},{"key":"e_1_3_2_1_5_1","first-page":"1","article-title":"Highly Efficient Parallel ATPG Based on Shared Memory","author":"Cai X.","year":"2010","unstructured":"X. Cai , P. Wohl , J. A. Waicukauski , and P. Notiyath , \" Highly Efficient Parallel ATPG Based on Shared Memory ,\" Proc. Int'l Test Conf. , pp. 1 -- 7 , 2010 . X. Cai, P. Wohl, J. A. Waicukauski, and P. Notiyath, \"Highly Efficient Parallel ATPG Based on Shared Memory,\" Proc. Int'l Test Conf., pp. 1--7, 2010.","journal-title":"Proc. Int'l Test Conf."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.46806"},{"key":"e_1_3_2_1_7_1","first-page":"664","article-title":"An Analysis of Several Approaches to Circuit Partitioning for Parallel Logic Simulation","author":"Smith S. P.","year":"1987","unstructured":"S. P. Smith , B. Underwood , and M. R. Mercer , \" An Analysis of Several Approaches to Circuit Partitioning for Parallel Logic Simulation ,\" Proc. IEEE Int'l Conf. on Comput. Design , pp. 664 -- 667 , 1987 . S. P. Smith, B. Underwood, and M. R. Mercer, \"An Analysis of Several Approaches to Circuit Partitioning for Parallel Logic Simulation,\" Proc. IEEE Int'l Conf. on Comput. Design, pp. 664--667, 1987.","journal-title":"Proc. IEEE Int'l Conf. on Comput. Design"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.12"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264063"},{"issue":"12","key":"e_1_3_2_1_12_1","first-page":"20","article-title":"Fault Simulation for Structured VLSI","volume":"6","author":"Waicukauski J. A.","year":"1985","unstructured":"J. A. Waicukauski , E. B. Eichelberger , D. O. Forlenza , E. Lindbloom , and T. McCarthy , \" Fault Simulation for Structured VLSI ,\" Proc. VLSI Syst. Des. , 6 ( 12 ), pp. 20 -- 32 , 1985 . J. A. Waicukauski, E. B. Eichelberger, D. O. Forlenza, E. Lindbloom, and T. McCarthy, \"Fault Simulation for Structured VLSI,\" Proc. VLSI Syst. Des., 6(12), pp. 20--32, 1985.","journal-title":"Proc. VLSI Syst. Des."},{"key":"e_1_3_2_1_13_1","first-page":"435","article-title":"Parallel Hybrid SAT Solving Using OpenCL","author":"Bechers S.","year":"2011","unstructured":"S. Bechers , G. De Samblanx , F. De Smedt , T. Goedeme , L. Struyf , and J. Vennekens , \" Parallel Hybrid SAT Solving Using OpenCL ,\" Proc. Int'l Conf. on Applied Computing , pp. 435 -- 441 , 2011 . S. Bechers, G. De Samblanx, F. De Smedt, T. Goedeme, L. Struyf, and J. Vennekens, \"Parallel Hybrid SAT Solving Using OpenCL,\" Proc. Int'l Conf. on Applied Computing, pp. 435--441, 2011.","journal-title":"Proc. Int'l Conf. on Applied Computing"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2157693"},{"volume-title":"CUDA C Best Practices Guide (Version 4.1) {Online}. Available: http:\/\/www.nvidia.com","year":"2012","key":"e_1_3_2_1_16_1","unstructured":"nVidia ( 2012 ). CUDA C Best Practices Guide (Version 4.1) {Online}. Available: http:\/\/www.nvidia.com nVidia (2012). CUDA C Best Practices Guide (Version 4.1) {Online}. Available: http:\/\/www.nvidia.com"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"e_1_3_2_1_18_1","first-page":"43","volume-title":"IEEE VLSI Test Symp.","author":"Mitra S.","year":"2004","unstructured":"S. Mitra , E. Volkerink , E. J. McCluskey , and S. Eichenberger , \" Delay Defect Screening using Process Monitor Structures,\" Proc . IEEE VLSI Test Symp. , pp. 43 -- 52 , 2004 . S. Mitra, E. Volkerink, E. J. McCluskey, and S. Eichenberger, \"Delay Defect Screening using Process Monitor Structures,\" Proc. IEEE VLSI Test Symp., pp. 43--52, 2004."},{"key":"e_1_3_2_1_19_1","volume-title":"Dept. Elect. Eng.","author":"Chang C.-Y.","year":"2011","unstructured":"C.-Y. Chang , \" Compact Test Pattern Selection for Small Delay Defect ,\" M. S. thesis , Dept. Elect. Eng. , National Taiwan Univ. , 2011 . C.-Y. Chang, \"Compact Test Pattern Selection for Small Delay Defect,\" M. S. thesis, Dept. Elect. Eng., National Taiwan Univ., 2011."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488769","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488769"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":19,"alternative-id":["10.1145\/2463209.2488769","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488769","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}