{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:13:47Z","timestamp":1781885627983,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488793","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures"],"prefix":"10.1145","author":[{"given":"Subhendu","family":"Roy","sequence":"first","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mihir","family":"Choudhury","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruchir","family":"Puri","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"e_1_3_2_1_2_1","author":"Sklansky J.","year":"1960","unstructured":"J. Sklansky . Conditional sum addition logic. IRE Trans. on Electronic Computers, pages 226--231 , 1960 . J. Sklansky. Conditional sum addition logic. IRE Trans. on Electronic Computers, pages 226--231, 1960.","journal-title":"Trans. on Electronic Computers, pages 226--231"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280873"},{"key":"e_1_3_2_1_5_1","volume-title":"ASPDAC","author":"Liu J.","year":"2007","unstructured":"J. Liu Optimum prefix adders in a comprehensive area, timing and power design space . ASPDAC , 2007 . J. Liu et al. Optimum prefix adders in a comprehensive area, timing and power design space. ASPDAC, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123305"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228886"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009969"},{"key":"e_1_3_2_1_11_1","first-page":"123","volume-title":"International Workshop on Logic and Architecture Synthesis","author":"Zimmermann R.","year":"1996","unstructured":"R. Zimmermann . Non-heuristic optimization and synthesis of parallel prefix adders . International Workshop on Logic and Architecture Synthesis , pages 123 -- 132 , 1996 . R. Zimmermann. Non-heuristic optimization and synthesis of parallel prefix adders. International Workshop on Logic and Architecture Synthesis, pages 123--132, 1996."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147027"},{"key":"e_1_3_2_1_13_1","unstructured":"H. Sutter. More Exceptional C++. Addison Wesley 2002.  H. Sutter. More Exceptional C++ . Addison Wesley 2002."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981070"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","location":"Austin Texas","acronym":"DAC '13","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488793","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488793","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488793"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":14,"alternative-id":["10.1145\/2463209.2488793","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488793","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}