{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T15:15:22Z","timestamp":1771514122937,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488797","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices"],"prefix":"10.1145","author":[{"given":"Alessandro Antonio","family":"Nacci","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Bruschi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Beretta","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Embedded Systems Laboratory (ESL), Lausanne, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"17","article-title":"FPGA implementation of image component labelling\", in Reconfigurable Technology: FPGAs for Computing and Applications","volume":"3844","author":"Crookes D.","year":"1999","unstructured":"D. Crookes and K. Benkrid , \" FPGA implementation of image component labelling\", in Reconfigurable Technology: FPGAs for Computing and Applications , SPIE vol 3844 , 17 -- 23 ( 1999 ) D. Crookes and K. Benkrid, \"FPGA implementation of image component labelling\", in Reconfigurable Technology: FPGAs for Computing and Applications, SPIE vol 3844, 17--23 (1999)","journal-title":"SPIE"},{"key":"e_1_3_2_1_2_1","volume-title":"Field-Programmable Logic and Applications","author":"Benkrid K.","year":"2003","unstructured":"K. Benkrid , S. Sukhsawas , D. Crookes , and A. Benkrid , \" An FPGA-based image connected component labeller \", in Field-Programmable Logic and Applications . Springer Berlin , 1012--1015 ( 2003 ) K. Benkrid, S. Sukhsawas, D. Crookes, and A. Benkrid, \"An FPGA-based image connected component labeller\", in Field-Programmable Logic and Applications. Springer Berlin, 1012--1015 (2003)"},{"key":"e_1_3_2_1_3_1","first-page":"511","article-title":"A duality based algorithm for TV-LI optical-flow image registration","author":"Pock T.","year":"2007","unstructured":"T. Pock , \" A duality based algorithm for TV-LI optical-flow image registration ,\" in Proc. of MICCAI , 2007 , pp. 511 -- 518 . T. Pock et al., \"A duality based algorithm for TV-LI optical-flow image registration,\" in Proc. of MICCAI, 2007, pp. 511--518.","journal-title":"Proc. of MICCAI"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145704"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.70"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1034774.1034777"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542313"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-010-0142-5"},{"key":"e_1_3_2_1_9_1","first-page":"53","article-title":"Automatic generation of FPGA-specific pipelined accelerators","author":"Alias C.","year":"2011","unstructured":"C. Alias , \" Automatic generation of FPGA-specific pipelined accelerators ,\" in Proc. of ARC , 2011 , pp. 53 -- 66 . C. Alias et al., \"Automatic generation of FPGA-specific pipelined accelerators,\" in Proc. of ARC, 2011, pp. 53--66.","journal-title":"Proc. of ARC"},{"key":"e_1_3_2_1_10_1","first-page":"9","article-title":"Implementation and evaluation of image processing algorithms on reconfigurable architecture using c-based hardware descriptive languages","volume":"1","author":"Rao D. V.","year":"2006","unstructured":"D. V. Rao , \" Implementation and evaluation of image processing algorithms on reconfigurable architecture using c-based hardware descriptive languages ,\" JATIT , vol. 1 , pp. 9 -- 34 , 2006 . D. V. Rao et al., \"Implementation and evaluation of image processing algorithms on reconfigurable architecture using c-based hardware descriptive languages,\" JATIT, vol. 1, pp. 9--34, 2006.","journal-title":"JATIT"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/11892755_4"},{"key":"e_1_3_2_1_12_1","first-page":"499","article-title":"Retinex method based on cmsb-plane for variable lighting face recognition","author":"Park S. L.","year":"2008","unstructured":"S. L. Park , \" Retinex method based on cmsb-plane for variable lighting face recognition ,\" in Proc. of ICALIP , 2008 , pp. 499 -- 503 . S. L. Park, \"Retinex method based on cmsb-plane for variable lighting face recognition,\" in Proc. of ICALIP, 2008, pp. 499--503.","journal-title":"Proc. of ICALIP"},{"key":"e_1_3_2_1_13_1","first-page":"417","article-title":"Convolution operation implemented in FPGA structures for real-time image processing","author":"Jamro E.","year":"2001","unstructured":"E. Jamro , \" Convolution operation implemented in FPGA structures for real-time image processing ,\" in Proc. of ISPA , 2001 , pp. 417 -- 422 . E. Jamro et al., \"Convolution operation implemented in FPGA structures for real-time image processing,\" in Proc. of ISPA, 2001, pp. 417--422.","journal-title":"Proc. of ISPA"},{"key":"e_1_3_2_1_14_1","first-page":"5822","article-title":"A single-chip FPGA design for real-time ica-based blind source separation algorithm","author":"Charoensak C.","year":"2005","unstructured":"C. Charoensak and F Sattar , \" A single-chip FPGA design for real-time ica-based blind source separation algorithm ,\" in Proc. of ISCAS , 2005 , pp. 5822 -- 5825 , vol. 6. C. Charoensak and F Sattar, \"A single-chip FPGA design for real-time ica-based blind source separation algorithm,\" in Proc. of ISCAS, 2005, pp. 5822--5825, vol. 6.","journal-title":"Proc. of ISCAS"},{"key":"e_1_3_2_1_15_1","first-page":"3478","article-title":"Efficient FPGA implementation of convolution","author":"Mohammad K.","year":"2009","unstructured":"K. Mohammad and S. Agaian , \" Efficient FPGA implementation of convolution ,\" in Proc. of SMC , 2009 , pp. 3478 -- 3483 . K. Mohammad and S. Agaian, \"Efficient FPGA implementation of convolution,\" in Proc. of SMC, 2009, pp. 3478--3483.","journal-title":"Proc. of SMC"},{"key":"e_1_3_2_1_16_1","volume-title":"Department of Electrical & Electronic Engineering","author":"Cope B.","year":"2006","unstructured":"B. Cope , \"Implementation of 2 D Convolution on FPGA, GPU and CPU,\" Master's thesis , Department of Electrical & Electronic Engineering , Imperial College London , 2006 . B. Cope, \"Implementation of 2D Convolution on FPGA, GPU and CPU,\" Master's thesis, Department of Electrical & Electronic Engineering, Imperial College London, 2006."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0036144599363084"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:JMIV.0000011325.36760.1e"},{"key":"e_1_3_2_1_19_1","first-page":"1","article-title":"A high-performance parallel implementation of the Chambolle algorithm","author":"Akin A.","year":"2011","unstructured":"A. Akin , \" A high-performance parallel implementation of the Chambolle algorithm ,\" in Proc. of DATE , 2011 , pp. 1 ,6. A. Akin et al., \"A high-performance parallel implementation of the Chambolle algorithm,\" in Proc. of DATE, 2011, pp.1,6.","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_20_1","volume-title":"Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms,\" IEEE Design & Test of Computers","author":"Rana V.","year":"2012","unstructured":"V. Rana , \" Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms,\" IEEE Design & Test of Computers , 2012 . V. Rana et al., \"Design Methods for Parallel Hardware Implementation of Multimedia Iterative Algorithms,\" IEEE Design & Test of Computers, 2012."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/360248.360252"},{"key":"e_1_3_2_1_22_1","first-page":"214","article-title":"A duality based approach for realtime TV-LI optical flow","author":"Zach C.","year":"2007","unstructured":"C. Zach , \" A duality based approach for realtime TV-LI optical flow ,\" DAGM conference on Pattern recognition , 2007 , pp. 214 -- 223 . C. Zach et al., \"A duality based approach for realtime TV-LI optical flow,\" DAGM conference on Pattern recognition, 2007, pp. 214--223.","journal-title":"DAGM conference on Pattern recognition"},{"key":"e_1_3_2_1_23_1","volume-title":"EPFL","author":"Weishaupt A.","year":"2010","unstructured":"A. Weishaupt , \" Tracking and Structure from Motion,\" Master's thesis , EPFL , 2010 . A. Weishaupt et al., \"Tracking and Structure from Motion,\" Master's thesis, EPFL, 2010."},{"key":"e_1_3_2_1_24_1","unstructured":"Synopsys \"Synphony C Compiler \" 2012.  Synopsys \"Synphony C Compiler \" 2012."},{"key":"e_1_3_2_1_25_1","volume-title":"High-Level Synthesis,\" UG902","author":"Xilinx Inc.","year":"2012","unstructured":"Xilinx Inc. , \"Vivado Design Suite User Guide , High-Level Synthesis,\" UG902 , 2012 . Xilinx Inc., \"Vivado Design Suite User Guide, High-Level Synthesis,\" UG902, 2012."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","location":"Austin Texas","acronym":"DAC '13","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488797","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:28Z","timestamp":1750235968000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488797"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":25,"alternative-id":["10.1145\/2463209.2488797","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488797","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}