{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T16:23:26Z","timestamp":1759940606483,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488830","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["Role of power grid in side channel attack and power-grid-aware secure design"],"prefix":"10.1145","author":[{"given":"Xinmu","family":"Wang","sequence":"first","affiliation":[{"name":"Case Western Reserve University, Cleveland, Ohio"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen","family":"Yueh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debapriya Basu","family":"Roy","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seetharam","family":"Narasimhan","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, Ohio"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Zheng","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, Ohio"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, Georgia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Case Western Reserve University, Cleveland, Ohio"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Differential Power Analysis,\" CRYPTO","author":"Kocher P. C.","year":"1999","unstructured":"P. C. Kocher , \" Differential Power Analysis,\" CRYPTO , 1999 . P. C. Kocher et al., \"Differential Power Analysis,\" CRYPTO, 1999."},{"key":"e_1_3_2_1_2_1","volume-title":"RSA, DSS, and Other Systems,\" CRYPTO","author":"Kocher P. C.","year":"1996","unstructured":"P. C. Kocher , \" Timing Attacks on Implementations of Diffie-Hellman , RSA, DSS, and Other Systems,\" CRYPTO , 1996 . P. C. Kocher et al., \"Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems,\" CRYPTO, 1996."},{"key":"e_1_3_2_1_3_1","volume-title":"Practical Implementation of the Timing Attack,\" CARDIS","author":"Dhem J. F.","year":"1998","unstructured":"J. F. Dhem , \" Practical Implementation of the Timing Attack,\" CARDIS , 1998 . J. F. Dhem et al., \"Practical Implementation of the Timing Attack,\" CARDIS, 1998."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-4048(85)90046-X"},{"key":"e_1_3_2_1_5_1","volume-title":"Differential Power Analysis Model and Some Results,\" CARDIS","author":"Guilley S.","year":"2004","unstructured":"S. Guilley , \" Differential Power Analysis Model and Some Results,\" CARDIS , 2004 . S. Guilley et al., \"Differential Power Analysis Model and Some Results,\" CARDIS, 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"USENIX Workshop on Smartcard Technology","author":"Messerges T. S.","year":"1999","unstructured":"T. S. Messerges USENIX Workshop on Smartcard Technology , 1999 . T. S. Messerges et al., \"Investigations of Power Analysis Attacks on Smartcards,\" USENIX Workshop on Smartcard Technology, 1999."},{"key":"e_1_3_2_1_7_1","volume-title":"Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?\" CHES","author":"Standaert F.-X.","year":"2004","unstructured":"F.-X. Standaert , \" Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?\" CHES , 2004 . F.-X. Standaert et al., \"Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?\" CHES, 2004."},{"key":"e_1_3_2_1_8_1","unstructured":"Available Online: http:\/\/staff.aist.go.jp\/akashi.satoh\/SASEBO\/en\/index.html  Available Online: http:\/\/staff.aist.go.jp\/akashi.satoh\/SASEBO\/en\/index.html"},{"key":"e_1_3_2_1_9_1","unstructured":"Available Online: http:\/\/ptm.asu.edu\/  Available Online: http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_1_10_1","volume-title":"Correlation Power Analysis with a Leakage Model,\" CHES","author":"Brier E.","year":"2004","unstructured":"E. Brier , \" Correlation Power Analysis with a Leakage Model,\" CHES , 2004 . E. Brier et al., \"Correlation Power Analysis with a Leakage Model,\" CHES, 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"Hardware Countermeasures against DPA - A Statistical Analysis of Their Effectiveness,\" CT-RSA","author":"Mangard S.","year":"2004","unstructured":"S. Mangard , \" Hardware Countermeasures against DPA - A Statistical Analysis of Their Effectiveness,\" CT-RSA , 2004 . S. Mangard et al., \"Hardware Countermeasures against DPA - A Statistical Analysis of Their Effectiveness,\" CT-RSA, 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"e_1_3_2_1_13_1","volume-title":"Power Analysis Attacks- Revealing the Secrets of Smart Cards,\" Springer","author":"Mangard S.","year":"2007","unstructured":"S. Mangard ,\" Power Analysis Attacks- Revealing the Secrets of Smart Cards,\" Springer 2007 . S. Mangard et al.,\"Power Analysis Attacks- Revealing the Secrets of Smart Cards,\" Springer 2007."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2193115"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.225"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_22"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278485"},{"key":"e_1_3_2_1_18_1","volume-title":"Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network,\" DATE & Exhibition","author":"Gupta M. S.","year":"2007","unstructured":"M. S. Gupta , \" Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network,\" DATE & Exhibition , 2007 . M. S. Gupta et al., \"Understanding Voltage Variations in Chip Multiprocessors using a Distributed Power-Delivery Network,\" DATE & Exhibition, 2007."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065640"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004593"},{"key":"e_1_3_2_1_21_1","volume-title":"ECE Department","author":"Prabhakaran A.","year":"2011","unstructured":"A. Prabhakaran , \" Side-Channel Analysis of Block Ciphers Using CERG-GMU Interface on SASEBO-GII,\" Master's Thesis , ECE Department , George Mason University , Fairfax, Virginia, USA , May 2011 . A. Prabhakaran et al., \"Side-Channel Analysis of Block Ciphers Using CERG-GMU Interface on SASEBO-GII,\" Master's Thesis, ECE Department, George Mason University, Fairfax, Virginia, USA, May 2011."},{"key":"e_1_3_2_1_22_1","volume-title":"CMOS VLSI Design - a Circuits and Systems Perspective","author":"Weste N. H. E.","unstructured":"N. H. E. Weste , \" CMOS VLSI Design - a Circuits and Systems Perspective ,\" 4 th edition, Addison-Wesley . N. H. E. Weste et al., \"CMOS VLSI Design - a Circuits and Systems Perspective,\" 4th edition, Addison-Wesley.","edition":"4"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"issue":"3","key":"e_1_3_2_1_24_1","article-title":"An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance","volume":"35","author":"Moon Y.","year":"2000","unstructured":"Y. Moon , \" An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance ,\" IEEE Journal of Solid-State Circuits , Vol. 35 , No. 3 , March 2000 . Y. Moon et al., \"An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,\" IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, March 2000.","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488830","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:29Z","timestamp":1750235969000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488830"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":24,"alternative-id":["10.1145\/2463209.2488830","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488830","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}