{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:41:04Z","timestamp":1761648064210,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488836","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Simultaneous multithreading support in embedded distributed memory MPSoCs"],"prefix":"10.1145","author":[{"given":"Rafael","family":"Garibotti","sequence":"first","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]},{"given":"Luciano","family":"Ost","sequence":"additional","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]},{"given":"Remi","family":"Busseuil","sequence":"additional","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]},{"given":"Mamady","family":"kourouma","sequence":"additional","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]},{"given":"Chris","family":"Adeniyi-Jones","sequence":"additional","affiliation":[{"name":"ARM, Ltd. - Cambridge, Cambridgeshire, GB"}]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]},{"given":"Michel","family":"Robert","sequence":"additional","affiliation":[{"name":"LIRMM (CNRS-University of Montpellier II), Montpellier, France"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391663"},{"key":"e_1_3_2_1_4_1","unstructured":"9945-1I. 1996. The POSIX threads standard.  9945-1I. 1996. The POSIX threads standard."},{"key":"e_1_3_2_1_5_1","volume-title":"Automation and Test in Europe Conference (DATE), 1148--1153","author":"Baert R.","year":"2009","unstructured":"Baert , R. 2009 . Exploring Parallelizations of Applications for MPSoC platforms using MPA. In Design , Automation and Test in Europe Conference (DATE), 1148--1153 . Baert, R. 2009. Exploring Parallelizations of Applications for MPSoC platforms using MPA. In Design, Automation and Test in Europe Conference (DATE), 1148--1153."},{"volume-title":"A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Master's Thesis","author":"Ophelders F.","key":"e_1_3_2_1_6_1","unstructured":"Ophelders , F. 2009. A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Master's Thesis , Eindhoven University of Technology . Ophelders, F. 2009. A Tuneable Software Cache Coherence Protocol for Heterogeneous MPSoCs. Master's Thesis, Eindhoven University of Technology."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.66"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","unstructured":"ARM. 2011. RealView Platform Baseboard Explore for Cortex-A9 User Guide DUI0440B.  ARM. 2011. RealView Platform Baseboard Explore for Cortex-A9 User Guide DUI0440B."},{"key":"e_1_3_2_1_10_1","unstructured":"AMD 2002. AMD Opteron Shared Memory MP Systems.  AMD 2002. AMD Opteron Shared Memory MP Systems."},{"key":"e_1_3_2_1_11_1","unstructured":"ARM 2009. Cortex-M4 Technical Reference Manual DDI0439C.  ARM 2009. Cortex-M4 Technical Reference Manual DDI0439C."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488836","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:29Z","timestamp":1750235969000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488836"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":11,"alternative-id":["10.1145\/2463209.2488836","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488836","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}