{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:23:28Z","timestamp":1779294208251,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488859","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":168,"title":["Quantitative evaluation of soft error injection techniques for robust system design"],"prefix":"10.1145","author":[{"given":"Hyungmin","family":"Cho","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahrzad","family":"Mirkhani","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yong","family":"Cher","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228509"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118343"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2008.35"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.58726"},{"key":"e_1_3_2_1_7_1","first-page":"1017","article-title":"Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability","author":"DeHon A.","year":"2010","unstructured":"{DeHon 10} A. DeHon , H. M. Quinn , and N. P. Carter , \" Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability ,\" Proc. Design, Automation and Test in Europe , pp. 1017 -- 1022 , 2010 . {DeHon 10} A. DeHon, H. M. Quinn, and N. P. Carter, \"Vision for Cross-Layer Optimization to Address the Dual Challenges of Energy and Reliability,\" Proc. Design, Automation and Test in Europe, pp.1017--1022, 2010.","journal-title":"Proc. Design, Automation and Test in Europe"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/5666.5673"},{"key":"e_1_3_2_1_10_1","unstructured":"{Gem5} \"The gem5 Simulator System \" http:\/\/www.m5sim.org  {Gem5} \"The gem5 Simulator System \" http:\/\/www.m5sim.org"},{"key":"e_1_3_2_1_11_1","first-page":"887","volume-title":"Intl. Conf. on Dependable Systems and Networks","author":"Gu W.","year":"2004","unstructured":"{Gu 04} W. Gu , Z. Kalbarczyk , R. K. Iyer , \"Error Sensitivity of the Linux Kernel Executing on PowerPC G4 and Pentium 4 Processors,\" Proc . Intl. Conf. on Dependable Systems and Networks , pp. 887 -- 896 , 2004 . {Gu 04} W. Gu, Z. Kalbarczyk, R. K. Iyer, \"Error Sensitivity of the Linux Kernel Executing on PowerPC G4 and Pentium 4 Processors,\" Proc. Intl. Conf. on Dependable Systems and Networks, pp. 887--896, 2004."},{"key":"e_1_3_2_1_12_1","first-page":"108","volume-title":"IEEE Intl. Solid-State Circuits Conf.","author":"J.","year":"2010","unstructured":"{Howard 10} J. Howard et al., \"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS,\" Proc . IEEE Intl. Solid-State Circuits Conf. , pp. 108 -- 109 , 2010 . {Howard 10} J. Howard et al., \"A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS,\" Proc. IEEE Intl. Solid-State Circuits Conf., pp. 108--109, 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.815322"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.2514\/6.1993-4698"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"e_1_3_2_1_16_1","unstructured":"{Leon} Aeroflex Gaisler \"Leon3 Processor \" http:\/\/www.gaisler.com.  {Leon} Aeroflex Gaisler \"Leon3 Processor \" http:\/\/www.gaisler.com."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223129"},{"key":"e_1_3_2_1_18_1","first-page":"336","volume-title":"IEEE Intl. Test Conf.","author":"McCluskey E. J.","year":"2000","unstructured":"{McCluskey 00} E. J. McCluskey and C.-W. Tseng , \"Stuck-Fault Tests vs. Actual Defects,\" IEEE Intl. Test Conf. , pp. 336 -- 343 , 2000 . {McCluskey 00} E. J. McCluskey and C.-W. Tseng, \"Stuck-Fault Tests vs. Actual Defects,\" IEEE Intl. Test Conf., pp. 336--343, 2000."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.60"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2192736"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"key":"e_1_3_2_1_22_1","first-page":"1029","article-title":"Cross-Layer Resilience Challenges: Metrics and Optimization","author":"Mitra S.","year":"2010","unstructured":"{Mitra 10} S. Mitra , K. Brelsford , and P. N. Sanda , \" Cross-Layer Resilience Challenges: Metrics and Optimization ,\" Proc. Design, Automation and Test in Europe , pp. 1029 -- 1034 , 2010 . {Mitra 10} S. Mitra, K. Brelsford, and P. N. Sanda, \"Cross-Layer Resilience Challenges: Metrics and Optimization,\" Proc. Design, Automation and Test in Europe, pp. 1029--1034, 2010.","journal-title":"Proc. Design, Automation and Test in Europe"},{"key":"e_1_3_2_1_23_1","unstructured":"{OpenSPARC} \"OpenSPARC: World's First Free 64-bit Microprocessor \" http:\/\/www.opensparc.net.  {OpenSPARC} \"OpenSPARC: World's First Free 64-bit Microprocessor \" http:\/\/www.opensparc.net."},{"key":"e_1_3_2_1_24_1","first-page":"1106","article-title":"CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions","author":"Pellegrini A.","year":"2012","unstructured":"{Pellegrini 12} A. Pellegrini ., \" CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions ,\" Proc. Design, Automation and Test in Europe , pp. 1106 -- 1109 , 2012 . {Pellegrini 12} A. Pellegrini et al., \"CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions,\" Proc. Design, Automation and Test in Europe, pp. 1106--1109, 2012.","journal-title":"Proc. Design, Automation and Test in Europe"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.19"},{"key":"e_1_3_2_1_26_1","first-page":"122","volume-title":"IEEE Intl. Conf. Dependable Systems and Networks","author":"Ramachandran P.","year":"2008","unstructured":"{Ramachandran 08} P. Ramachandran , P. Kudva , J. Kellington , J. Schumann , and P. Sanda , \" Statistical Fault Injection,\" Proc . IEEE Intl. Conf. Dependable Systems and Networks , pp. 122 -- 127 , 2008 . {Ramachandran 08} P. Ramachandran, P. Kudva, J. Kellington, J. Schumann, and P. Sanda, \"Statistical Fault Injection,\" Proc. IEEE Intl. Conf. Dependable Systems and Networks, pp. 122--127, 2008."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346195"},{"key":"e_1_3_2_1_28_1","first-page":"112","volume-title":"IEEE Intl. On-Line Testing Workshop","author":"Rebaudengo M.","year":"2002","unstructured":"{Rebaudengo 02} M. Rebaudengo , M. S. Reorda , and M. Violante , \" Analysis of SEU effects in a pipelined processor,\" Proc . IEEE Intl. On-Line Testing Workshop , pp. 112 -- 116 , 2002 . {Rebaudengo 02} M. Rebaudengo, M. S. Reorda, and M. Violante, \"Analysis of SEU effects in a pipelined processor,\" Proc. IEEE Intl. On-Line Testing Workshop, pp. 112--116, 2002."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315655"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000018"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"e_1_3_2_1_33_1","first-page":"61","volume-title":"Intl. Conf. on Dependable Systems and Networks","author":"Wang N. J.","year":"2004","unstructured":"{Wang 04} N. J. Wang , J. Quek , T. M. Rafacz , and S. J. Patel , \" Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline,\" Proc . Intl. Conf. on Dependable Systems and Networks , pp. 61 -- 70 , 2004 . {Wang 04} N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel, \"Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline,\" Proc. Intl. Conf. on Dependable Systems and Networks, pp. 61--70, 2004."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"e_1_3_2_1_35_1","first-page":"431","volume-title":"IEEE\/IFIP Intl. Conf. on Dependable Systems and Networks","author":"Yim K. S.","year":"2010","unstructured":"{Yim 10} K. S. Yim , Z. Kalbarczyk , and R. K. Iyer , \" Measurement-based Analysis of Fault and Error Sensitivities of Dynamic Memory,\" Proc . IEEE\/IFIP Intl. Conf. on Dependable Systems and Networks , pp. 431 -- 436 , 2010 . {Yim 10} K. S. Yim, Z. Kalbarczyk, and R. K. Iyer, \"Measurement-based Analysis of Fault and Error Sensitivities of Dynamic Memory,\" Proc. IEEE\/IFIP Intl. Conf. on Dependable Systems and Networks, pp. 431--436, 2010."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","location":"Austin Texas","acronym":"DAC '13","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488859","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488859"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":35,"alternative-id":["10.1145\/2463209.2488859","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488859","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}