{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:32Z","timestamp":1763468132462,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488874","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":40,"title":["Dynamic voltage and frequency scaling for shared resources in multicore processor designs"],"prefix":"10.1145","author":[{"given":"Xi","family":"Chen","sequence":"first","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Xu","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Umit","family":"Ogras","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raid","family":"Ayoub","sequence":"additional","affiliation":[{"name":"Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.32"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.12"},{"key":"e_1_3_2_1_5_1","first-page":"148","volume-title":"ISCA","author":"Flautner K.","year":"2002","unstructured":"Flautner , K. , Kim , N. S. , Martin , S. , Blaauw , D. , Drowsy caches: simple techniques for reducing leakage power . In ISCA , pages 148 -- 157 . 2002 . Flautner, K., Kim, N. S., Martin, S., Blaauw, D., et al. Drowsy caches: simple techniques for reducing leakage power. In ISCA, pages 148--157. 2002."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00454-4_19"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488788"},{"key":"e_1_3_2_1_9_1","volume-title":"MIT Computer Science and Artificial Intelligence Laboratory","author":"Konstantakopoulos T.","year":"2007","unstructured":"Konstantakopoulos , T. , Eastep , J. , Psota , J. , and Agarwal , A . Energy scalability of on-chip interconnection networks in multicore architectures. Technical report , MIT Computer Science and Artificial Intelligence Laboratory , November 2007 . Konstantakopoulos, T., Eastep, J., Psota, J., and Agarwal, A. Energy scalability of on-chip interconnection networks in multicore architectures. Technical report, MIT Computer Science and Artificial Intelligence Laboratory, November 2007."},{"key":"e_1_3_2_1_10_1","volume-title":"Larrabee","author":"Kowaliski C.","year":"2008","unstructured":"Kowaliski , C. Gelsinger reveals details of Nehalem , Larrabee , Dunnington , 2008 . Kowaliski, C. Gelsinger reveals details of Nehalem, Larrabee, Dunnington, 2008."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.21"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"e_1_3_2_1_14_1","volume-title":"HP Laboratories","author":"Muralimanohar N.","year":"2009","unstructured":"Muralimanohar , N. , Balasubramonian , R. , and Jouppi , N. P . CACTI 6.0: a tool to model large caches. Technical report , HP Laboratories , 2009 . Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. CACTI 6.0: a tool to model large caches. Technical report, HP Laboratories, 2009."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391627"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.03.016"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.10"},{"key":"e_1_3_2_1_18_1","volume-title":"IPDPS.","author":"Son S. W.","year":"2006","unstructured":"Son , S. W. , Malkowski , K. , Chen , G. , Kandemir , M. , Integrated link\/CPU voltage scaling for reducing energy consumption of parallel sparse maxtrix applications . In IPDPS. 2006 . Son, S. W., Malkowski, K., Chen, G., Kandemir, M., et al. Integrated link\/CPU voltage scaling for reducing energy consumption of parallel sparse maxtrix applications. In IPDPS. 2006."},{"key":"e_1_3_2_1_19_1","first-page":"105","volume-title":"MICRO","author":"Wang H.","year":"2003","unstructured":"Wang , H. , Peh , L. S. , and Malik , S . Power-driven design of router microarchitectures in on-chip networks . In MICRO , pages 105 -- 116 . 2003 . Wang, H., Peh, L. S., and Malik, S. Power-driven design of router microarchitectures in on-chip networks. In MICRO, pages 105--116. 2003."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488874","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488874"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":19,"alternative-id":["10.1145\/2463209.2488874","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488874","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}