{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:41:06Z","timestamp":1761648066634,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488881","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Simulation knowledge extraction and reuse in constrained random processor verification"],"prefix":"10.1145","author":[{"given":"Wen","family":"Chen","sequence":"first","affiliation":[{"name":"University of California - Santa Barbara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Chung","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California - Santa Barbara"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay","family":"Bhadra","sequence":"additional","affiliation":[{"name":"Freescale Semiconduction Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magdy","family":"Abadir","sequence":"additional","affiliation":[{"name":"Freescale Semiconduction Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"IEEE International Test Conference","author":"Bastani P.","year":"2008","unstructured":"P. Bastani and et al. Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained . In IEEE International Test Conference , pages 1 -- 10 , oct. 2008 . P. Bastani and et al. Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained. In IEEE International Test Conference, pages 1--10, oct. 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133591"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699258"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429404"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022641700528"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1007\/978-3-540-73847-3_20","volume-title":"Inductive logic programming","author":"Eder K.","year":"2007","unstructured":"K. Eder , P. Flach , and H.-W. Hsueh . Inductive logic programming . chapter Towards Automating Simulation-Based Design Verification Using ILP, pages 154 -- 168 . Springer-Verlag , Berlin, Heidelberg , 2007 . K. Eder, P. Flach, and H.-W. Hsueh. Inductive logic programming. chapter Towards Automating Simulation-Based Design Verification Using ILP, pages 154--168. Springer-Verlag, Berlin, Heidelberg, 2007."},{"key":"e_1_3_2_1_7_1","first-page":"1022","volume-title":"IJCAI","author":"Fayyad U. M.","year":"1993","unstructured":"U. M. Fayyad and K. B. Irani . Multi-interval discretization of continuous-valued attributes for classification learning . In IJCAI , pages 1022 -- 1029 , 1993 . U. M. Fayyad and K. B. Irani. Multi-interval discretization of continuous-valued attributes for classification learning. In IJCAI, pages 1022--1029, 1993."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024914"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1005332.1005338"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-005-2985-x"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/645804.669822"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884494"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488881","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488881"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":13,"alternative-id":["10.1145\/2463209.2488881","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488881","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}